本文へスキップ

The Expert of IP Core & Embedded

UDP10G-IP coreUDP/IP stack implementation by all hardware logic, without CPU

UDP10G-IP

UDP10G IP core is the epochal solution implemented without CPU. This IP core is suitable for network application. This IP product includes reference design for Xilinx FPGA. It helps you to reduce development time.
DesignGateway provide demo file for Xilinx FPGA boards. You can evaluate UDP10G-IP core on real board before purchasing.


Features

  • All hardware logic to achive CPU-less system
  • Support IPv4 protocol
  • Support one port connection
  • Transmit/Receive buffer size, programmable on HDL for optimized resource
  • Simple data interface by standard FIFO interface
  • Simple control interface by standard register interface
  • One clock domain interface by fixed 125 MHz clock frequency
  • Provide free evaluation bit file for FPGA Development Kits (1 hour time limited)
  • Rerference design is included in IP core product


Block diagram




Document & Demo bit file download

Common Documents

Document name Revision
UDP10G-IP core Presentation

Document Name Ultrascale / 7-Series
UDP10G-IP core Datasheet Rev1.0
Reference Design Document Rev1.1
Demo Instruction Document Rev1.0
Evaluation bit file & Apps for PC KCU105
Demo Video

Free bit file for evaluation

DesignGateway provide 1-hour limitation bit file for Xilinx FPGA Development Boards. You can evaluate UDP10G-IP core on real board before purchasing.


Inquiry/Purchase

Part Number Supported Devices
UDP10G-IP-KU Kintex UltraScale
UDP10G-IP-ZQ7 Zynq-7000
UDP10G-IP-VT7 Virtex-7
UDP10G-IP-KT7 Kintex-7

Performance




Alliance Partner


Design Gateway Co., Ltd.

Head Office
3-23-17 Naka-cho, Koganei, Tokyo, JAPAN
R&D
54 BB Building 14th Fl., Room No. 1402 Sukhumvit 21 Rd. (Asoke), Klongtoey-Nua, Wattana, Bangkok 10110,THAILAND