



FPGA Setup for LL10GEMAC-IP Loopback Test

1	Test environment setup	1
2	Revision History	5

FPGA Setup for LL10GEMAC-IP Loopback Test

Rev1.0 30-Jun-23

This document describes how to setup FPGA board and prepare the test environment for running LL10GEMAC-IP loopback demo for measuring the latency time. User sets test parameter on FPGA board and monitors the hardware status via NiosII command shell. More details of the demo are described as follows.

1 Test environment setup

Before running the test, please prepare following test environment.

- FPGA development board: Arria 10 GX Development Kit
- (Optional) SFP+ Loopback cable for external loopback mode
- micro USB cable for FPGA programming and JTAG UART, connecting between FPGA board and PC.
- QuartusII programmer for programming FPGA and NiosII command shell, installed on PC

Note: The latency time in the test depends on clock phase shift characteristic when the board boots up. Reset button is designed to reset the system which will change clock phase shift characteristic. Therefore, the user can press Reset button and may get the different latency time on the test.




Figure 1-1 LL10EMAC-IP demo on Arria10 GX

The step to setup test environment by using FPGA and PC is described in more details as follows.

- 1) Turn off power switch and connect power supply to FPGA board.
- 2) Connect micro USB cable between FPGA board and PC for FPGA configuration and JTAG UART.




Figure 1-2 Power and USB connection

- 3) (Optional for running external loopback mode) Plug-in SFP+ Loopback cable.
- 4) Turn on power switch on FPGA board.

- 5) Open QuartusII Programmer to program FPGA through USB-1 by following step.
 - a) Click “Hardware Setup...” to select USB-BlasterII[USB-1].
 - b) Click “Auto Detect” and select FPGA device.
 - c) Select FPGA device icon.
 - d) Click “Change File” button, select SOF file in pop-up window, and click “open” button
 - e) Check “program”
 - f) Click “Start” button to program FPGA
 - g) Wait until Progress status is equal to 100%




Figure 1-3 FPGA Programmer

- 6) On Nios II command shell,
 - a. Type "nios2-terminal".
 - b. Input '0' or '1' to initialize demo in external loopback mode or internal loopback mode.

```

$ nios2-terminal
nios2-terminal: connected to hardware target using JTAG UART on cable
nios2-terminal: "USB-BlasterII [USB-1]", device 1, instance 0
nios2-terminal: (Use the IDE stop button or Ctrl-C to terminate)

+++ LL10GEMAC Loopback Test [IPVer = 2.0] +++
Input Loopback Mode : [0]External [1]Internal => 0
  
```

◆ : User Input
◆ : User Output

Command to run terminal

Input '0' or '1' to select loopback mode

Figure 1-4 Message after system boot-up

- c. After User select mode, the system initialization begins. Then, the main menu is displayed on NiosII command shell after the initialization is finished.

```

Input Loopback Mode : [0]External [1]Internal => 0

Start Reset
Reset Complete
Ethernet Link Up

--- Loopback Test menu ---
[0] : Change Loopback Mode
[1] : LL10GEMAC Loopback Test
  
```

Message is displayed when IP initialization

Main Menu

Figure 1-5 Initialization complete

Note: When running Internal loopback mode, SFP+ Loopback module is not used.

2 Revision History

Revision	Date	Description
1.0	26-Mar-21	Initial version release