D•G

dg_udp10giprx_fpgasetup_intel.doc

FPGA Setup for UDP10GRx-IP demo

1	Environment Setup	. 1
2	FPGA board setup	. 3
3	Revision History	. 6



FPGA Setup for UDP10GRx-IP demo

Rev1.0 4-Jul-23

This document describes how to setup FPGA board and prepare the test environment for running UDP10GRx-IP demo. The demo is designed for transferring data from 10G Ethernet card that is installed on TestPC to the FPGA development board. "trans_udp_multi" is test application that is run on TestPC to send UDP packet to the FPGA development board via 1-4 sessions. The hardware including UDP10GRx-IP is designed to receive UDP data with or without data verification. The user interface for controlling the hardware via JTAG UART through NiosII command shell, run on TestPC. More details of the demo are described as follows.

1 Environment Setup

Please prepare following test environment.

- 1) FPGA development board (Arria10 GX development board)
- 2) PC with 10 Gigabit Ethernet support or 10 Gigabit Ethernet card
- 3) 10 Gb Ethernet cable:
 - 10 Gb SFP+ Passive Direct Attach Cable (DAC) which has 1-m or less length
 - 10 Gb SFP+ Active Optical Cable (AOC)
 - 2x10 Gb SFP+ transceivers (10G BASE-R) with optical cable (LC to LC, Multimode)
- 4) microUSB cable for JTAG connection, connecting between FPGA board and PC
- 5) "trans_udp_multi.exe" which is test application provided by Design Gateway, prepared on PC
- 6) QuartusII Programmer and NiosII command shell, installed on PC

<u>Note</u>: Example of test environment is shown as follows.

- [1] 10G Network Adapter: Intel X520-DA2 <u>http://www.intel.com/content/www/us/en/network-adapters/converged-network-adapters/</u> <u>ethernet-x520-server-adapters-brief.html</u>
- [2] 10-Gigabit SFP+ AOC (AOC-S1S1-001) https://www.10gtek.com/10gsfp+aoc
- [3] PC: Motherboard ASUS Z170-K, 32 GB RAM, 64-bit Windows7 OS







2 FPGA board setup

- 1) Turn off power switch and connect power supply to FPGA board.
- 2) Connect micro USB cable between FPGA board and PC for JTAG programming and JTAG UART.
- 3) Connect 10 Gb Ethernet cable (10 Gb SFP+ DAC (Length<1m), AOC, or SFP+ transceiver with LC-LC cable) between FPGA board and PC.
- 4) Turn on power switch on FPGA board.
- 5) Open QuartusII Programmer to program FPGA through USB-1 by following step.
 - a. Click "Hardware Setup..." to select USB-BlasterII[USB-1].
 - b. Click "Auto Detect" and select FPGA (10AX115S2).
 - c. Select Arria10 device icon.
 - d. Click "Change File" button, select SOF file in pop-up window, and click "open" button.
 - e. Check "program".
 - f. Click "Start" button to program FPGA.
 - g. Wait until Progress status is equal to 100%.

Quartus Prime Programmer Standard Edition - [Chain1.cdf]*		– 🗆 ×
<u>F</u> ile <u>E</u> dit <u>V</u> iew Processing <u>T</u> ools <u>W</u> indow <u>H</u> elp		Search altera.com
a) Click Hardware Setup -> USB-1		g) Wait until Progress = 100%
		(g)
Hardware Setup USB-Blasteril [USB-1]	Mode: JTAG	Progress: 100% (Successful)
Enable real-time ISP to allow background programming when available D Click "Start" button		
File Device Checksum Usercode Pro	gram/ Verify Blank- Examine	Security Erase ISP IPS File
b) Select 10AX115S2 X115S2F45 30B0FECD FFFFFFFF		
b Auto Detect b ome> Om2210Z 00000000 <none></none>	□ ─ e) Check "Program"	
d) Click "Change File" button -> Select		
Change File		>
Save File		
C C Select A to Device		
10AX115S2F45 5M2210Z		
♂ ▲ ▲ ▼<< <fitter>> ♥ <</fitter>	Find Next	
Type ID Message		^
s		~
		>
System (1) Processing		

Figure 2-1 FPGA Programmer



- 6) Open NiosII command shell.

 - a. Type "nios2-terminal.exe", then press enter.b. The default parameter is displayed on the console.

<pre>/cygdrive/c/altera/16.0</pre>	 ♦ : User Input ♦ : User Output 						
Altera Nios2 Command Shell [GCC 4]							
Version 16.0, Build 211							
atbit@atbit=PC_/cugd Command to run terminal							
\$ nios2-terminal.exe nios2-terminal: connected to hardware target using JTAG UART on cable nios2-terminal: "USB-BlasterII [USB-1]", device 1, instance Ø nios2-terminal: (Use the IDE stop button or Ctrl-C to terminate)							
+++ UDP10GR×IP Demo [IPUer = 1.0] +++							
+++ Set Common UDP10GRxIP parameter +++ IP Mode = UNICAST	Default common parameter displays on boot-up screen						
FPGA MAC address = 0x000102030405 FPGA IP = 192.168.7.42							
Press 'x' to skip common IP parameter setting:							
Figure 2-2 Display default common parameter							



7) If user enters 'x' for all inputs, the IP will run initialization process by using default parameters. The default mode is Unicast that enables one session, session#0, as shown in Figure 2-3. To change some parameters, please see more details of Menu [1] "Set UDP10GRxIP parameter" in "dg_udp10giprx_instruction_en" document, available on our website. After finishing system initialization, main menu is displayed on NiosII command shell.

<u>Note</u>: Transfer performance in the demo depends on Test PC resource in Test platform.

+++ UDP10GR×IP Demo [IPVer = 1.0] +++					
	Default common parameters				
+++ Set Common UDP10GRxIP parameter +++ IP Mode = UNICAST FPGA MAC address = 0x0001020304 FPGA IP = 192.168.7.42 Press 'x' to skip common IP parameter se	05 tting: x				
+++ Set Session UDP10GR×IP parameter +++ SS#0 SSEnable = ENABLE Target IP = 192.168.7.25 Target port number = 61000 FPGA port number = 4000 Press 'x' to skip SS#0 IP parameter sett	Default session parameters (Session#0-#3)				
SS#1 SSEnable = DISABLE Target IP = 192.168.7.25 Target port number = 61001 FPGA port number = 4001 Press 'x' to skip SS#1 IP parameter sett	ing: X				
All	parameters before				
<pre>+++ Current IP Parameter +++ Sta IP Mode = UNICAST FPGA MAC address = 0x0001020304 FPGA IP = 192.168.7.42 SS#0 ! SSEnable = ENABLE ! Target IP = 192.168.7.25 ! Target port number = 61000 ! FPGA port number = 4000 SS#1 ! SSEnable = DISABLE SS#2 ! SSEnable = DISABLE SS#3 ! SSEnable = DISABLE</pre>	rting initialization 195				
+++ IP initialization complete +++ Finis UDP10GRxIP menu display [0] : Display UDP10GRxIP parameters [1] : Set UDP10GRxIP parameters [2] : Run Receive Data Test	h initialization and ay Main menu				

Figure 2-3 Input parameter setting and display main menu



3 Revision History

Revision	Date	Description
1.0	22-Apr-21	Initial version release