

NVMe IP Core

November 30, 2017

Product Specification

Rev2.1



Design Gateway Co.,Ltd

54 BB Building 14th Fl., Room No.1402 Sukhumvit
21 Rd. (Asoke), Klongtoey-Nua, Wattana,
Bangkok 10110
Phone: 66(0)2-261-2277
Fax: 66(0)2-261-2290
E-mail: ip-sales@design-gateway.com
URL: www.design-gateway.com

Features

- Implement application layer to access NVMe PCIe SSD without CPU usage
- Simple user interface by dgIF typeS
- User clock frequency must be higher than or equal to PCIe clock (125 MHz for PCIe Gen2, 250 MHz for PCIe Gen3)
- Direct connect to Integrated Block for PCI Express from Xilinx by using 128-bit bus interface
- Include 256 Kbyte RAM to be data buffer
- Support three commands, i.e. IDENTIFY, WRITE, and READ
- Supported NVMe device
 - Base Class Code:01h (mass storage), Sub Class Code:08h (Non-volatile), Programming Interface:02h (NVMHCI)
 - MPSMIN (Memory Page Size Minimum): 0 (4Kbyte)
 - MDTs (Maximum Data Transfer Size): At least 5 (128 Kbyte) or 0 (no limitation)
- Reference design with AB16-PCIeXOVR adapter board available on KC705/VC707/VC709/ZC706/KCU105/ZCU106 board or without adapter on Zynq Mini-ITX board

Core Facts	
Provided with Core	
Documentation	Reference Design Manual Demo Instruction Manual
Design File Formats	Encrypted Netlist
Constraints Files	Constraint file example in reference design project
Instantiation Templates	VHDL
Reference Designs & Application Notes	Vivado Project, See Reference Design Manual
Additional Items	Demo on KC705, VC707, VC709, ZC706, KCU105, ZCU106, Zynq Mini-ITX
Support	
Support Provided by Design Gateway Co., Ltd.	

Table 1: Example Implementation Statistics for 7-Series device (PCIe Gen2/Gen3)

Family	Example Device	Fmax (MHz)	Slice Regs	Slice LUTs	Slices	IOB	BRAMTile ¹	PLL	GTX	Design Tools
Virtex-7	XC7VX690TFFG1761-2	300	2768	2438	1146	-	59	-	-	Vivado2015.4
Virtex-7	XC7VX485TFFG1761-2	300	2861	2590	1117	-	59	-	-	Vivado2015.4
Zynq-7000	XC7Z045FFG900-2	300	2861	2589	1125	-	59	-	-	Vivado2015.4
Kintex-7	XC7K325TFFG900-2	300	2861	2593	1170	-	59	-	-	Vivado2015.4

November 30, 2017

Table 2: Example Implementation Statistics for Ultrascale/Ultrascale+ device (PCIe Gen3)

Family	Example Device	Fmax (MHz)	CLB Regs	CLB LUTs	CLB	IOB	BRAMTile ¹	PLL	GTX	Design Tools
Kintex-Ultrascale	XCKU040FFVA1156-2E	344	2768	2448	699	-	59	-	-	Vivado2015.4
Zynq-Ultrascale+	XCZU7EV-FFVC1156-2E	500	2829	2355	771	-	59	-	-	Vivado2017.3




Figure 1: NVMe IP Block Diagram

Applications

NVMe IP Core integrated with Integrated Block for PCI Express from Xilinx is ideal to access NVMe PCIe SSD without CPU or DDR. 256 Kbyte buffer implemented by BlockRAM is included in NVMe IP Core to store data which is transferred between user logic and PCIe SSD. This solution is recommended for the application which requires high capacity storage at very high-speed performance. Small size system can be designed by using M.2 PCIe storage.

General Description

NVMe IP implements as host controller to access NVMe PCIe SSD following NVM express standard. Physical interface of NVMe SSD is PCIe, so the hardware of lower layer is implemented by using Integrated Block for PCI Express from Xilinx. NVMe IP supports three NVMe commands, i.e. Identify, Write, and Read command. NVMe protocol operates simultaneous commands, so NVMe IP needs to include big data buffer to send or receive data for multiple write/read commands at the same time. Using multiple commands can achieve the best write/read performance of SSD.

Data stream interface of Integrated Block for PCI Express Gen2 is AXI4-stream interface, which has only one Tx and Rx. While PCIe Gen3 has two Tx and Rx AXI4-stream interfaces. NVMe IP is designed to connect with Integrated Block for PCI Express directly, so NVMe IP has two models to support PCIe Gen2 interface and PCIe Gen3 interface.

The user interface of NVMe IP is simply designed by dgIF typeS which consists of two interfaces, i.e. command interface and data interface. The inputs of command interface are write/read command, start address, and transfer length. The data interface is designed by using general FIFO standard. From Integrated Block for PCI Express limitation, clock frequency of user logic must be higher than or equal to PCIe clock frequency (250 MHz for PCIe Gen3, 125 MHz for PCIe Gen2). Error signal is asserted with the error status if IP detects the abnormal condition during packet transferring.

The reference design on Xilinx evaluation boards are available to evaluate before purchasing.

Functional Description

Figure 2 shows operation sequence of NVMe IP after IP reset is released.




Figure 2: NVMe IP Operation Flow

- 1) IP sets PCIe configuration space to setup PCIe environment for NVMe operation.
- 2) IP sets NVMe parameters by access memory space to setup SSD's environment. After complete initialization process, IP is in idle state to wait new command from user.
- 3) The 1st command from user must be Identify command to update LBASize signal (disk capacity).
- 4) In case of write command,
 - IP waits until write data from user in the data buffer is enough for transferring in one command (Transfer size of one command in NVMe IP is 128 Kbyte except the last command. Transfer size of the last command is equal to the remaining size which is not aligned to 128Kbyte when total transfer size from user is not aligned to 128Kbyte).
 - IP sends write command to NVMe SSD.
 - IP waits status from SSD to confirm that all data in the command have been transferred completely.
 - If remaining transfer size is not zero, IP will continue to check the numbers of write data in the data buffer for sending the next command.
 - If remaining transfer size is zero, IP will go back to Idle state.

- 5) In case of read command,
- IP monitors free space in data buffer whether it is enough for receiving data of one command or not
 - IP sends read command to NVMe SSD.
 - IP waits status from SSD to confirm that all data in the command have been transferred completely.
 - If remaining transfer size is not zero, IP will check free space for sending next command.
 - If remaining transfer size is zero, IP will go back to Idle state.

From above sequences, NVMe IP consists of three controllers, i.e. PCIe Controller, NVMe Controller, and Data Controller. After system power-on, PCIe Controller setups PCIe environment for connecting with SSD. Next, NVMe Controller initializes NVMe register within SSD following NVMe specification to complete initialization phase.

For command operating phase, it starts when user sends command to NVMe IP through dgIF typeS interface. NVMe controller decodes the command from user and loads the parameters to store in Command parameter. The sequence of each NVMe command is controlled by NVMe controller. Command packet, Status packet, and Data packet are processed by Data controller.

More details of each module in NVMe IP are described as follows.

PCIe

NVMe protocol uses PCIe standard to be physical interface and lower layer protocol, so the initialization sequence and lower layer communication are designed by PCIe Controller.

- **PCIe Controller**

This module includes state machine to check PCIe device class, to set BAR address, and to enable master mode. The essential parameters to setup PCIe environment are mapped to configuration space area in SSD. To write/read configuration space, the packets are transferred through 128-bit Tx/Rx AXI4-Stream.

Integrated Block for PCI Express needs to setup configuration space through CFG interface firstly. PCIe controller includes state machine to control initialization sequence of configuration space in Integrated Block for PCI Express.

NVMe

Following NVMe standard, the NVMe host communicates with the NVMe device by using four queue types, i.e. Admin Submission for the NVMe host sending Admin command, Admin Completion for the SSD returning ACK, I/O Submission for the host sending I/O command, and I/O Completion for the SSD returning ACK. To send new command to SSD, the NVMe host prepares command to Submission queue, and updates Submission queue tail pointer to doorbell register. After SSD completes to process command, it writes completion status to Completion queue. The NVMe host updates Completion queue head pointer to doorbell register after completes to process completion. The sequence of each command operation is designed in NVMe Controller, while data packet is processed by Data Controller. Data packet has two types, i.e. Raw data which is stored in Data buffer and Control data and Status data which are stored in Command parameter.

- **NVMe Controller**

When user sends new commands to NVMe IP, NVMe controller processes command, address, and length from user logic. After that, it creates Submission Queue to store Command parameter and updates tail pointer of Submission Queue to doorbell register. For Write/Read command, if total transfer length is more than 128 Kbyte size, NVMe controller will generate multiple commands. The transfer length of each command is equal to 128 Kbyte size, except the last packet. The size of the last packet is equal to the remaining transfer size which is equal or less than 128 Kbyte.

For Write command, tail doorbell of I/O Submission queue is updated to send new command after all raw data from user logic for the new command are stored in Data buffer. For Read command, tail doorbell of I/O Submission queue is updated after free space size of data buffer is more than or equal to 128 Kbyte. The status value within Completion queue is extracted by Data controller and stored in Command Parameter. NVMe Controller monitors the status to confirm that the command is completed without the error.

For Write command, busy signal output to user is cleared after SSD returns the status to I/O Completion Queue without the error. For Read command, busy signal is cleared after user reads all data from the data buffer.

- **Data Buffer**

256 Kbyte simple dual port RAM is implemented by BlockRAM. This RAM is used to store raw data transferring from UserLogic to SSD for Write command or transferring from SSD to UserLogic for Read command.

- **Command Parameter**

This block is used to store command packet (Admin and I/O submission queue) and status packet (Admin and I/O completion queue). Command packet is prepared by NVMe Controller, but read by Data Controller. Status packet is sent from Data Controller, but read by NVMe Controller.

- **Data Controller**

Two data types are processed in Data Controller. Raw data in data buffer and Control data in Command parameter are mapped into different memory space. Data controller selects data source or destination by decoding the address in the request which is sent by SSD. To build the packet sending to Integrated Block for PCI Express, data from data buffer or command parameter is combined with TLP header which is extracted from the received request packet sent by Integrated Block for PCI Express. So, the logic includes small memory to store the header of TLP packet. Data bus size of data controller is 128-bit which is the bus size of Integrated Block for PCI Express.

- **AsyncCtrl**

NVMe IP is designed to support user clock domain which is different from PCIe clock, but user clock frequency must be higher than or equal to PCIe clock. AsyncCtrl includes small asynchronous FIFO which is implemented by distributed RAM to support clock domain crossing.

User Logic

Simple logic with small state machine to send command, address, and size can be designed for command interface of dgIF typeS. Data stream is designed to transfer by using FIFO interface.

Integrated Block for PCI Express

The integrated hard block PCIe solution in the device is provided by Xilinx. The maximum numbers of SSD in one FPGA device is limited by the numbers of Integrated Block for PCIe. More details of Integrated Block for PCIe are described in “PG054: 7 Series FPGAs Integrated Block for PCI Express”, “PG023: Virtex-7 FPGA Gen3 Integrated Block for PCI Express”, or “PG156: UltraScale Devices Gen3 Integrated Block for PCI Express”.




Figure 3 Integrated Block for PCI Express (7 Series FPGA)

Core I/O Signals

Descriptions of all signal I/O are provided in Table 3.

Table 3: Core I/O Signals

Signal	Dir	Description
dgIF typeS (Synchronous to Clk)		
RstB	In	Synchronous reset signal. Active low. Release to '1' when Clk signal is stable.
Clk	In	System clock for running NVMe IP. The frequency of Clk must be more than or equal to PCIeClk which is output from Integrated Block for PCIe (125 MHz for PCIe Gen2, 250 MHz for PCIe Gen3).
UserCmd[1:0]	In	User Command. "00": Identify command, "10": Write PCIe SSD, "11": Read PCIe SSD.
UserAddr[47:0]	In	Start address to write/read SSD in sector unit (512 byte). <i>Note: From SSD characteristic, it is recommended to set bit[2:0]="000" to align 4 Kbyte size which is SSD page size. Write/Read performance in most SSD are reduced when start addrss is not aligned to 4 Kbyte unit.</i>
UserLen[47:0]	In	Total transfer size in the request in sector unit (512 byte). Valid from 1 to (LBASize-UserAddr).
UserReq	In	Request the new command. Can be asserted only when the IP is Idle (UserBusy='0'). Asserted with valid value on UserCmd/UserAddr/UserLen signals.
UserBusy	Out	IP Busy status. New request will not be allowed if this signal is asserted to '1'.
LBASize[47:0]	Out	Total capacity of PCIe SSD in sector unit (512 byte). Default value is 0. This value is updated after user sets Identify command.
UserError	Out	Error flag. Assert when UserErrorType is not equal to 0. The flag can be cleared by asserting RstB signal.
UserErrorType[31:0]	Out	Error status. [0] – Error when PCIe class code is not correct. [1] – Error from CAP (Controller capabilities) register which may be caused from - MPSMIN (Memory Page Size Minimum) is not equal to 0. - NVM command set flag (bit 37 of CAP register) is not set to 1. - DSTRD (Doorbell Stride) is not 0. - MQES (Maximum Queue Entries Supported) is more than or equal to 7. More details of each register can be checked from NVMeCAPReg signal [2] – Error when Admin completion entry is not returned until timeout. [3] – Error when status register in Admin completion entry is not 0 or phase tag/command ID is invalid. Please see more details from AdmCompStatus signal. [4] – Error when IO completion entry is not returned until timeout. [5] – Error when status register in IO completion entry is not 0 or phase tag is invalid. Please see more details from IOCompStatus signal. [6] – Error when Completion TLP packet size is not correct. [7] – Error when Integrated Block for PCIe detects ECC error from the internal buffer. [8] – Error from Unsupported Request (UR) flag in Completion TLP packet. [9] – Error from Completer Abort (CA) flag in Completion TLP packet. [10] – Error when Length[1:0] in Memory Write Request TLP packet is not equal to 0 (not aligned to 128-bit unit). [11] - Error when Address[3:2] in Memory Write or Memory Read Request TLP packet is not equal to 0 (not aligned to 128-bit unit). [31:12] - Reserved Note: Timeout period of bit[2]/[4] is set from TimeOutSet input.

Signal	Dir	Description
dgIF typeS (Synchronous to Clk)		
UserFifoWrCnt[15:0]	In	Write data counter of Received FIFO. Used to check full status. If total FIFO size is less than 16-bit, please fill '1' to upper bit.
UserFifoWrEn	Out	Write data valid of Received FIFO.
UserFifoWrData[127:0]	Out	Write data bus of Received FIFO. Synchronous to UserFifoWrEn.
UserFifoRdCnt[15:0]	In	Read data counter of Transmit FIFO. Used to check total numbers of data stored in FIFO. If FIFO size signal is less than 16-bit, please fill '0' to upper bit.
UserFifoEmpty	In	FIFO empty flag of Transmit FIFO to check available data status.
UserFifoRdEn	Out	Read valid of Transmit FIFO.
UserFifoRdData[127:0]	In	Read data returned from Transmit FIFO. Valid in the next clock after UserFifoRdEn is asserted.
NVMe IP Interface (Synchronous to Clk)		
TestPin[31:0]	Out	Reserved to be IP Test point.
TimeOutSet[31:0]	In	Timeout value to wait completion from SSD. Time unit is equal to 1/(Clk frequency).
LinkSpeed[1:0]	Out	PCIe speed. "00": No linkup, "01": Gen1 (2.5 Gbps), "10": Gen2 (5.0 Gbps), "11": Gen3 (8.0 Gbps).
PCleLinkup	In	Asserted to '1' when LTSSM state of Integrated Block for PCIe is in L0 State.
AdmCompStatus[15:0]	Out	[0] – Set to '1' when Phase tag or Command ID in Admin Completion Entry is invalid. [15:1] – Status field value of Admin Completion Entry
IOCompStatus[15:0]	Out	[0] – Set to '1' when Phase tag in IO Completion Entry is invalid. [15:1] – Status field value of IO Completion Entry
NVMeCAPReg[31:0]	Out	Some parts of NVMe capability register output from SSD. [15:0] – MQES (Maximum Queue Entries Supported) [19:16] – DSTRD (Doorbell Stride) [20] – NVM command set flag [24:21] – MPSMIN (Memory Page Size Minimum) [31:25] – Undefined
IdenCtrlWrEn	Out	Valid signal of IdenCtrlWrData and IdenCtrlWrAddr. Asserted when Identify controller data is transferred.
IdenCtrlWrAddr[7:0]	Out	Index of IdenCtrlWrData in 128-bit unit. Synchronous to IdenCtrlWrEn.
IdenCtrlWrData[127:0]	Out	4Kbyte Identify controller data from Identify command. Synchronous to IdenCtrlWrEn.
IdenNameWrEn	Out	Valid signal of IdenNameWrData and IdenNameWrAddr. Asserted when Identify Namespace is transferred.
IdenNameWrAddr[7:0]	Out	Index of IdenNameWrData in 128-bit unit. Synchronous to IdenNameWrEn.
IdenNameWrData[127:0]	Out	4Kbyte Identify Namespace data from Identify command. Synchronous to IdenNameWrEn.

Signal	Dir	Description
Integrated Block for PCIe (Synchronous to PCIeClk) for PCIe Gen3 only		
PCleRstB	In	Synchronous reset signal. Active low. Release to '1' when Integrated Block for PCIe is not in reset state.
PCleClk	In	Clock output from Integrated Block for PCIe (250 MHz for PCIe Gen3).
Configuration Management Interface (for PCIe Gen3 only)		
PCleCfgDone	In	Read/Write operation complete. Asserted for 1 cycle when operation completes.
PCleCfgRdEn	Out	Read enable. Asserted for a read operation.
PCleCfgWrEn	Out	Write enable. Asserted for a write operation.
PCleCfgWrData[31:0]	Out	Write data which is used to configure the Configuration and Management registers.
PCleCfgByteEn[3:0]	Out	Byte enable for write data, where bit[0] corresponds to PCleCfgWrData[7:0], and so on.
PCleCfgAddr[18:0]	Out	Read/Write Address.
Requester Request Interface (for PCIe Gen3 only)		
PCleMtTxData[127:0]	Out	Requester request data bus.
PCleMtTxKeep[3:0]	Out	Bit i indicates that Dword i of PCleMtTxData contains valid data.
PCleMtTxLast	Out	Asserts this signal in the last cycle of a TLP to indicate the end of the packet.
PCleMtTxReady[3:0]	In	Asserts to accept data. Data is transferred when both PCleMtTxValid and PCleMtTxReady are asserted in the same cycle.
PCleMtTxUser[59:0]	Out	Requester request user data. Valid when PCleMtTxValid is high.
PCleMtTxValid	Out	Asserts to drive valid data on PCleMtTxData bus. NVMe IP keeps the valid signal asserted during the transfer of a packet.
Completer Request Interface (for PCIe Gen3 only)		
PCleMtRxData[127:0]	In	Receive data from Integrated Block for PCIe.
PCleMtRxKeep[3:0]	In	Bit i indicates that Dword i of PCleMtRxData contains valid data.
PCleMtRxLast	In	Asserts this signal in the last beat of a packet to indicate the end of the packet.
PCleMtRxReady	Out	Indicates that NVMe IP is ready to accept data.
PCleMtRxUser[74:0]	In	Sideband information for the TLP being transferred. Valid when PCleMtRxValid is high.
PCleMtRxValid	In	Assert when Integrated Block for PCIe drives valid data on PCleMtRxData bus. Integrated Block for PCIe keeps the valid signal asserted during the transfer of packet.
Completer Completion Interface (for PCIe Gen3 only)		
PCleSITxData[127:0]	Out	Completion data from NVMe IP.
PCleSITxKeep[3:0]	Out	Bit i indicates that Dword i of PCleSITxData contains valid data.
PCleSITxLast	Out	Asserts this signal in the last cycle of a packet to indicate the end of the packet.
PCleSITxReady[3:0]	In	Indicates that Integrated Block for PCIe is ready to accept data.
PCleSITxUser[32:0]	Out	Sideband information for the TLP being transferred. Valid when PCleSITxValid is high.
PCleSITxValid	Out	Asserts to drive valid data on PCleSITxData bus. NVMe IP keeps the valid signal asserted during the transfer of a packet.
Requester Completion Interface (for PCIe Gen3 only)		
PCleSIRxData[127:0]	In	Receive data from Integrated Block for PCIe.
PCleSIRxKeep[3:0]	In	Bit i indicates that Dword i of PCleSIRxData contains valid data.
PCleSIRxLast	In	Asserts this signal in the last beat of a packet to indicate the end of the packet.
PCleSIRxReady	Out	Indicates that NVMe IP is ready to accept data.
PCleSIRxUser[84:0]	In	Sideband information for the TLP being transferred. Valid when PCleSIRxValid is high.
PCleSIRxValid	In	Asserts when Integrated Block for PCIe drives valid data on PCleSIRxData bus. Integrated Block for PCIe keeps the valid signal asserted during the transfer of packet.

Signal	Dir	Description
Integrated Block for PCIe (Synchronous to PCIeClk) for PCIe Gen2 only		
PCleRstB	In	Synchronous reset signal. Active low. Release to '1' when Integrated Block for PCIe is not in reset state.
PCleClk	In	Clock output from Integrated Block for PCIe (125 MHz for PCIe Gen2).
Configuration Management Interface (for PCIe Gen2 only)		
PCleCfgDone	In	Read/Write operation complete. Asserted for 1 cycle when operation completes.
PCleCfgRdEn	Out	Read enable. Asserted for a read operation.
PCleCfgWrEn	Out	Write enable. Asserted for a write operation.
PCleCfgWrData[31:0]	Out	Write data which is used to configure the Configuration and Management registers.
PCleCfgByteEn[3:0]	Out	Byte enable for write data, where bit[0] corresponds to PCleCfgWrData[7:0], and so on.
PCleCfgAddr[9:0]	Out	Read/Write Address.
PCIe Transmit Interface (for PCIe Gen2 only)		
PCleTxData[127:0]	Out	Transmit data to Integrated Block for PCIe.
PCleTxKeep[15:0]	Out	Transmit data strobe. Determine which data bytes are valid on PCleTxData.
PCleTxLast	Out	Transmit End-of-Frame. Valid only along with assertion of PCleTxValid.
PCleTxReady[3:0]	In	Indicates that Integrated Block for PCIe is ready to accept data. The simultaneous assertion of PCleTxValid and PCleTxReady marks the successful transfer of one data beat on PCleTxData.
PCleTxUser[3:0]	Out	Bit[3]: Transmit source discontinue. Bit[2]: Transmit streamed. Bit[1]: Transmit error forward. Bit[0]: Transmit ECRC Generate. Always set to 0000b.
PCleTxValid	Out	Indicates that NVMe IP is presenting valid data on PCleTxData.
PCIe Receive Interface (for PCIe Gen2 only)		
PCleRxData[127:0]	In	Receive data from Integrated Block for PCIe. Valid only PCleRxValid is also asserted.
PCleRxKeep[15:0]	In	Receive data strobe. Determine which data bytes are valid on PCleRxData.
PCleRxLast	In	Receive End-of-Frame. Valid only if PCleRxValid is also asserted.
PCleRxReady	Out	Indicates that NVMe IP is ready to accept data on PCleRxData. The simultaneous assertion of PCleRxValid and PCleRxReady marks the successful transfer of one data beat on PCleRxData.
PCleRxUser[21:0]	In	Bit[0]: Receive ECRC error. Bit[14:13]: Indicates the start of a new packet header in PCleRxData. Bit[21]: Indicates the end of a packet in PCleRxData. Other bits are ignored in NVMe IP.
PCleRxValid	In	Indicates that the core is presenting valid data on PCleRxData.

Timing Diagram

Initialization

The sequence of the initialization process is as follows.

- 1) RstB is released by user when Clk is stable.
 - 2) NVMe IP waits until both PCIeRstB and PCIeLinkup are asserted to '1' to confirm that Integrated Block for PCIe is in ready status.
 - 3) PCIeRstB is deasserted to '1' after complete reset operation. PCIeRstB is generated in PCIeClk domain.
 - 4) PCIeLinkup is asserted when Integrated Block for PCIe and the connected upstream link partner port are ready and able to exchange data packets.
 - 5) NVMe IP starts initialization process.
 - 6) UserBusy is deasserted to '0' after NVMe IP completes initialization process.
- After complete above sequence, NVMe IP is ready to receive the command from user.




Figure 4: UserBusy after system boot-up

dgIF typeS

dgIF typeS signal is split into two interfaces, i.e. command interface and data interface. Figure 5 shows timing diagram of command interface of dgIF typeS. Before sending new command to the IP, UserBusy must be monitored to confirm that IP is Idle. UserCmd, UserAddr, and UserLen must be valid and latched during asserting UserReq='1'. UserBusy changes status from '0' to '1' after start the command operation. Finally, UserReq is de-asserted to '0' and user logic can prepare the next command to the command bus.

Note: UserAddr and UserLen value are ignored in Identify command.

For data interface, Transmit FIFO is read for Write command, while Received FIFO is written for Read command. Timing diagram of data interface is shown in Figure 6 and Figure 7.




Figure 5: Command Interface of dgIF typeS Timing diagram

For Write command, data from Transmit FIFO is stored to data buffer within NVMe IP. DMA Engine in NVMe IP monitors UserFifoRdCnt signal until it indicates that data in Transmit FIFO is equal to or more than 512 bytes. After that, UserFifoRdEn is asserted for 32 clocks to read 512-byte data, as shown in Figure 6. Similar to general FIFO timing diagram, UserFifoRdData is valid in the next clock after UserFifoRdEn is asserted.




Figure 6: Transmit FIFO Interface for Write command

For Read command, UserFifoWrEn is asserted with the valid value of UserFifoWrData to store Receive data from data buffer in Received FIFO. Similar to Write command, UserFifoWrCnt is monitored to check that free space of Received FIFO is more than or equal 1024-byte before transferring 512-byte data to FIFO.




Figure 7: Received FIFO Interface for Read command

IdenCtrl/IdenName

Before sending Write or Read command to IP, user should send Identify command firstly to update LBASize output. LBASize value is used in User Logic to confirm that the sum of address and length in Write/Read command is not out-of-range.




Figure 8: LBASize update after Identify command

As shown in Figure 8, UserCmd and UserReq are set when UserBusy='0'. UserAddr and UserLen input are not required for Identify command. After Identify command is sent, 4096-byte Identify Controller data and 4096-byte Identify Namespace data are received. Both Identify Controller data and Identify Namespace data are not transferred continuously. 4096-byte data is split in many burst transfers depending on SSD characteristic. Finally, LBASize is updated after UserBusy is de-asserted from Identify command.

Error

During normal operation, UserError and all bits of UserErrorType signal are always 0. UserError is generated by OR condition of each-bit of UserErrorType. If some bit of UserErrorType is set to '1', UserError is asserted and latched until RstB is asserted to '0', as shown in Figure 9.

If AdmCompStatus or IOCompStatus value has error condition, UserErrorType bit[3]/[5] is set. User can see more details of the error by reading AdmCompStatus and IOCompStatus value.




Figure 9: Error flag Timing diagram

Verification Methods

The NVMe IP Core functionality was verified by simulation and also proved on real board design by using KC705/VC707/VC709/ZC706/KCU105/ZCU106/Zynq Mini-ITX evaluation board.

Recommended Design Experience

Experience design engineers with a knowledge of Vivado Tools should easily integrate this IP into their design.

Ordering Information

This product is available directly from Design Gateway Co., Ltd. Please contact Design Gateway Co., Ltd. for pricing and additional information about this product using the contact information on the front page of this datasheet.

Revision History

Revision	Date	Description
1.0	Jun-2-2016	Initial Release
1.1	Jun-15-2016	Add KCU105 support
1.2	Sep-5-2016	Add ZC706 support
1.3	Sep-9-2016	Add KC705 support
1.4	Oct-27-2016	Support VC709 and Zynq Mini-ITX
1.5	Dec-9-2016	Modify buffer to be BRAM and modify user interface to dgIF typeS
2.0	Jun-7-2017	Change PCIe interface to connect to Integrated Block for PCIe
2.1	Nov-30-2017	Support ZCU106 board