NVMe-IP for PLDA PCIe Demo Instruction

Rev1.0 6-Feb-18

This document describes the instruction to run NVMe-IP for PLDA PCIe demo on FPGA development board by using AB16-PCIeXOVR board. The demo is designed to write/verify data with NVMe SSD. User can control test operation through Serial console.

1 Environment Requirement

To demo NVMe-IP for PLDA PCIe on FPGA development board, please prepare following hardware/ software.

1) Supported FPGA Development board: KCU105
2) PC with Xilinx programmer software (Vivado) and Serial console software
3) AB16-PCIeXOVR board + power adapter cable from AB16 delivery set
4) NVMe SSD connecting to PCIe Female connector on AB16
5) micro USB cable for programming FPGA, connecting between FPGA board and PC
6) micro USB cable for Serial console, connecting between FPGA board and PC



Figure 1-1 NVMe-IP Demo Environment Setup on KCU105

2 Demo setup

1) Power off system.
2) Connect power adapter cable from AB16-PCIeXOVR delivery set to power connector on FPGA board, on AB16-PCIeXOVR board, and on Xilinx power adapter as shown in Figure 2-1.



Figure 2-1 Connect power adapter cable to FPGA board, AB16, and Xilinx adapter

3) Connect PCIe connector on A Side of AB16-PCIeXOVR board to PCIe connector on Xilinx development board, as shown in Figure 2-2. Also, check that two mini jumpers are inserted at J5 connector on AB16.



Figure 2-2 Connect PCIe connector between AB16 and FPGA board

4) Connect NVMe SSD to PCIe connector on B Side of AB16-PCIeXOVR board, as shown in Figure 2-3.



Figure 2-3 Connect NVMe SSD to AB16 board

5) Connect two micro USB cables for JTAG programming and Serial console.



Figure 2-4 USB cable connection

6) Power on AB16-PCIeXOVR board and then power on FPGA development board, as shown in Figure 2-5.



Figure 2-5 Power switch on AB16 board

7) Open Serial console such as TeraTerm, HyperTerminal. Set Buad rate=115,200 Data=8 bit Non-Parity Stop=1.
8) Download bit file to configure FPGA and firmware. Use Vivado tool to program bit file, as shown in Figure 2-6.



Figure 2-6 Programmed by Vivado

9) Check LED status on FPGA board. The description of LED is as follows.

GPIO LED	ON	OFF
0	Normal operation	Clock is not locked or reset button is pressed
1	System is busy	Idle status
2	IP Error detect	Normal operation
3	Data verification fail	Normal operation

Table 2-1 LED Definition



Figure 2-7 4-bit LED Status for user output

10) After programming completely, LED[0] and LED[1] are ON during PCIe initialization process. Then, LED[1] is OFF to show that PCIe completes initialization process and test system is ready to receive command from user. Main menu and PCIe speed are displayed on the console, as shown in Figure 2-8.



Figure 2-8 LED status after program configuration file and PCIe initialization complete



Figure 2-9 Main menu after program configuration file and PCIe initialization complete

3 Test Menu

3.1 Identify Device

Select '0' to send Identify command to NVMe SSD. When operation is completed, SSD capacity and model name are displayed on the console.



Figure 3-1 Result from Identify Device menu

3.2 Write SSD

Select '1' to send Write command to NVMe SSD. Three inputs are required for this menu.
1) Start LBA: Input start address of SSD in sector unit. The input can be decimal unit or add "0x" as a prefix for hexadecimal unit.
2) Sector Count: Input total transfer size in sector unit. The input can be decimal unit or add "0x" as a prefix for hexadecimal unit.
3) Test pattern: Select test pattern of test data for writing to SSD. Five patterns can be selected, i.e. 32-bit increment, 32-bit decrement, all 0, all 1, and 32-bit LFSR counter.

As shown in Figure 3-2, if all inputs are valid, the operation will be started. During writing data, current transfer size is displayed on the console to show that system still be alive. Finally, test performance, total size, and total time usage are displayed on the console as test result.



Figure 3-2 Input and result of Write SSD menu



Figure 3-3 Example Test data in sector#0/#1 by increment/LFSR pattern

Test data of each sector has different 64-bit header which consists of 48-bit LBA address and 16-bit all 0 value. 48-bit LBA address is unique value for each sector. After that, the test pattern is filled following user selection such as 32-bit increment pattern (left window of Figure 3-3), 32-bit LFSR pattern (right window of Figure 3-3).

Figure 3-4 – Figure 3-6 show the error message when user input is invalid. “Invalid input” message are displayed on the console. Then, it returns to main menu to receive new command.



Figure 3-4 Invalid Start LBA input



Figure 3-5 Invalid Sector count input



Figure 3-6 Invalid Test pattern input

3.3 Read SSD

Select '2' to send Read command to NVMe SSD. Three inputs are required for this menu.
1) Start LBA: Input start address of SSD in sector unit. The input can be decimal unit or add "0x" as a prefix for hexadecimal unit.
2) Sector Count: Input total transfer size in sector unit. The input can be decimal unit or add "0x" as a prefix for hexadecimal unit.
3) Test pattern: Select test pattern to verify data from SSD. Test pattern must be matched with the test pattern which is used during write test. Five types can be selected, i.e. 32-bit increment, 32-bit decrement, all 0, all 1, and 32-bit LFSR counter.

Similar to write test, if all inputs are valid, test system will read data from SSD. Test performance, total size, and total time usage are displayed after end of transfer. "Invalid input" will be displayed if some inputs are out-of-range.



Figure 3-7 Input and result of Read SSD menu

Figure 3-8 and Figure 3-9 show the error message when data verification is failed. "Verify fail" message is displayed with error address, expected data, and read data. User inputs any keys to cancel read operation or wait until all read process complete.

"RESET" button must be pressed to restart the system when user cancels the operation.



Figure 3-8 Data verification is failed, but wait until read complete



Figure 3-9 Data verification is failed, and input any keys to cancel operation

4 Revision History

Revision	Date	Description
1.0	6-Feb-18	Initial version release