

WireGuard1G-IP Reference Design

1	Introduction	2
2	Hardware Overview	3
2.1	AsyncAvlReg	4
2.2	UserReg	5
2.3	IPv4 Routing	9
2.4	Ethernet Header Decapsulation Module	10
2.5	Ethernet Header Encapsulation Module	11
2.6	Ethernet subsystem	12
2.6.1	Triple-Speed Ethernet FPGA IP	12
2.6.2	MACRegCtrl	12
3	CPU Firmware	13
3.1	Set FPGA IP Address	13
3.2	Set FPGA Port Number	13
3.3	Set FPGA MAC Address	13
3.4	Set Gateway IP Address	14
3.5	Initialize TAI64 Timestamp	14
3.6	Set FPGA Private Key	14
3.7	Set WireGuard Interface Address IP	14
3.8	Set Peer Public Key	14
3.9	Set Allowed IP	14
3.10	Set Endpoint IP Address	15
3.11	Set Pre-Shared Key	15
3.12	Set Persistent Keepalive	15
3.13	Show Ephemeral Private Key	15
3.14	Activate WireGuard	16
4	Revision History	17

WireGuard1G-IP Reference Design

Rev1.00 30-Jul-2026

1 Introduction

This document describes the reference design details for the WireGuard 1Gbps IP Core (WireGuard1G-IP). This system is engineered to serve as a compact, cost-effective communication medium for transferring data through secure tunnels, fully compliant with the WireGuard VPN protocol standard. The design focuses on hardware-level data management to sustain wire-speed throughput of 1Gbps, encompassing hardware-accelerated noise handshake protocol execution and authenticated encryption/decryption at line rate.

The operational workflow begins with handling incoming network traffic through the Altera Triple-Speed Ethernet MAC (TEMAC) module, which is then forwarded to the IPv4 Routing module to filter data based on defined security policies. Subsequently, the data enters the decapsulation process to be reorganized and prepared before reaching the WireGuard1G-IP for security processing. Conversely, processed data is encapsulated with appropriate frame headers via the Encapsulation module, ensuring all outgoing packets are correctly formatted according to Ethernet standards for transmission to the remote network.

This architecture enables users to deploy and utilize Virtual Networks via the WireGuard protocol at line-rate performance without burdening the main processing unit. By completely offloading the Data Plane operations to the FPGA hardware, the host system is relieved from the computational tasks required for cryptographic algorithms and packet management. Consequently, the system maintains consistent throughput and stability, even when processing sustained, continuous data flows.

Regarding management and control, the design integrates a Processing System as the central controller. Users can interact with the system via a serial console to configure network parameters—such as IP addresses and cryptographic keys for each peer—and monitor real-time hardware status. All configurations are synchronized through dedicated interfaces to internal hardware registers, ensuring seamless and reliable coordination between the control and data planes.

The following sections provide an in-depth look at the hardware architecture, including data path management, clock domain handling, and control firmware design. These details serve as a comprehensive guide for implementing or extending this system on 1Gbps network infrastructures.

2 Hardware Overview




Figure 1 WireGuard1G-IP reference design block diagram

In this reference design, the FPGA functions as a WireGuard Accelerator, facilitating secure data transfer over a 1GbE network. The hardware architecture utilizes two Altera Triple-Speed Ethernet MAC (TEMAC): one interface handles raw data from the local network (User side), while the other manages encrypted tunnel traffic communicating with the remote network.

The system's control plane allows for the configuration of network and WireGuard-specific parameters through the UserReg module operating at UserClk. This register set is interfaced with the Processing System (CPU) via an AsyncAviReg bridge, which translates Avalon-MM transactions from the CPUClk domain to the register interface.

For the data plane, the system employs 8-bit AXI Stream (AXIS) interfaces. This 8-bit bus width is specifically chosen to integrate seamlessly with the TEMAC modules without requiring additional control logic, as it natively supports the data throughput requirements of 1Gbps.

To enhance operational flexibility, the architecture operates across multiple independent clock domains. The WGTxCik and WGRxCik domains are dedicated to the User Data Path, while the MacTxClk and MacRxClk domains handle communications with the TEMAC. This multi-clock domain approach allows each section to operate independently, ensuring stable and precise data synchronization between the internal WireGuard1G IP Core and the external physical interfaces.

The details of each module are described as follows.

2.1 AsyncAvlReg

This module is designed to convert the signal interface of Avalon-MM to be register interface. Also, it enables two clock domains to communicate.

To write register, RegWrEn is asserted to '1' with the valid signal of RegAddr (Register address in 32-bit unit), RegWrData (write data of the register), and RegWrByteEn (the byte enable of this access: bit[0] is write enable for RegWrData[7:0], bit[1] is used for RegWrData[15:8], ..., and bit[3] is used for RegWrData[31:24]).

To read register, AsyncAvlReg asserts RegRdReq='1' with the valid value of RegAddr (the register address in 32-bit unit). After that, the module waits until RegRdValid is asserted to '1' to get the read data through RegRdData signal at the same clock.

The address of Register interface is shared for both write and read transactions, so user cannot write and read the register at the same time. The timing diagram of the Register interface is shown Figure 2.




Figure 2 Register interface timing diagram

2.2 UserReg

For register file, UserReg is designed to write/read registers and control of the WireGuard1G-IP corresponding with write register access or read register request from AsyncAvlReg module. The memory map inside UserReg module is shown in Table 1.

Table 1 Register map Definition of WireGuard1G-IP

Address Offset	Register Name	Description
WireGuard1G Control register		
0x0000	EMAC_STATUS_REG	Rd[1:0]: Ethernet link-up status (MacLinkup[1:0]).
0x0004	WG_VERSION_REG	Rd[31:0]: WireGuard Core Version (WGVersion[31:0].)
0x0010	WG_RESET_REG	Wr[0]: Reset signal active low (rWGRstB).
0x0014	WG_ACCEPT_CONFIG_REG	Rd[0]: Configuration accepted status (WGAcceptConfig). Wr[0]: Trigger WireGuard1G activation (rWGActivate). Wr[1]: Trigger WireGuard1G deactivation (rWGDeactivate).
0x0018	WG_KEEPAIVE_REG	Wr/Rd[15:0]: Keepalive Timer Settings (rPersistentKeepalive).
0x0100	WG_PRESHARED_KEY_REG0	Wr/Rd[31:0]: WG Pre-SharedKey (rPresharedKey[31:0]).
0x0104	WG_PRESHARED_KEY_REG1	Wr/Rd[31:0]: WG Pre-SharedKey (rPresharedKey[63:32]).
0x0108	WG_PRESHARED_KEY_REG2	Wr/Rd[31:0]: WG Pre-SharedKey (rPresharedKey[95:64]).
0x010C	WG_PRESHARED_KEY_REG3	Wr/Rd[31:0]: WG Pre-SharedKey (rPresharedKey[127:96]).
0x0110	WG_PRESHARED_KEY_REG4	Wr/Rd[31:0]: WG Pre-SharedKey (rPresharedKey[159:128]).
0x0114	WG_PRESHARED_KEY_REG5	Wr/Rd[31:0]: WG Pre-SharedKey (rPresharedKey[191:160]).
0x0118	WG_PRESHARED_KEY_REG6	Wr/Rd[31:0]: WG Pre-SharedKey (rPresharedKey[223:192]).
0x011C	WG_PRESHARED_KEY_REG7	Wr/Rd[31:0]: WG Pre-SharedKey (rPresharedKey[255:224]).
0x0120	WG_DEV_PRIVATE_KEY_REG0	Wr/Rd[31:0]: Device Private Key (rDevicePrivateKey[31:0]).
0x0124	WG_DEV_PRIVATE_KEY_REG1	Wr/Rd[31:0]: Device Private Key (rDevicePrivateKey[63:32]).
0x0128	WG_DEV_PRIVATE_KEY_REG2	Wr/Rd[31:0]: Device Private Key (rDevicePrivateKey[95:64]).
0x012C	WG_DEV_PRIVATE_KEY_REG3	Wr/Rd[31:0]: Device Private Key (rDevicePrivateKey[127:96]).
0x0130	WG_DEV_PRIVATE_KEY_REG4	Wr/Rd[31:0]: Device Private Key (rDevicePrivateKey[159:128]).
0x0134	WG_DEV_PRIVATE_KEY_REG5	Wr/Rd[31:0]: Device Private Key (rDevicePrivateKey[191:160]).
0x0138	WG_DEV_PRIVATE_KEY_REG6	Wr/Rd[31:0]: Device Private Key (rDevicePrivateKey[223:192]).
0x013C	WG_DEV_PRIVATE_KEY_REG7	Wr/Rd[31:0]: Device Private Key (rDevicePrivateKey[255:224]).
0x0140	WG_DEV_PUBLIC_KEY_REG0	Rd[31:0]: Device Public Key (DevicePublicKey[31:0]).
0x0144	WG_DEV_PUBLIC_KEY_REG1	Rd[31:0]: Device Public Key (DevicePublicKey[63:32]).
0x0148	WG_DEV_PUBLIC_KEY_REG2	Rd[31:0]: Device Public Key (DevicePublicKey[95:64]).
0x014C	WG_DEV_PUBLIC_KEY_REG3	Rd[31:0]: Device Public Key (DevicePublicKey[127:96]).
0x0150	WG_DEV_PUBLIC_KEY_REG4	Rd[31:0]: Device Public Key (DevicePublicKey[159:128]).
0x0154	WG_DEV_PUBLIC_KEY_REG5	Rd[31:0]: Device Public Key (DevicePublicKey[191:160]).
0x0158	WG_DEV_PUBLIC_KEY_REG6	Rd[31:0]: Device Public Key (DevicePublicKey[223:192]).
0x015C	WG_DEV_PUBLIC_KEY_REG7	Rd[31:0]: Device Public Key (DevicePublicKey[255:224]).
0x0160	WG_PEER_PUBLIC_KEY_REG0	Wr/Rd[31:0]: Device Public Key (rPeerPublicKey[31:0]).
0x0164	WG_PEER_PUBLIC_KEY_REG1	Wr/Rd[31:0]: Device Public Key (rPeerPublicKey[63:32]).
0x0168	WG_PEER_PUBLIC_KEY_REG2	Wr/Rd[31:0]: Device Public Key (rPeerPublicKey[95:64]).
0x016C	WG_PEER_PUBLIC_KEY_REG3	Wr/Rd[31:0]: Device Public Key (rPeerPublicKey[127:96]).

Address Offset	Register Name	Description
0x0170	WG_PEER_PUBLIC_KEY_REG4	Wr/Rd[31:0]: Device Public Key (rPeerPublicKey[159:128]).
0x0174	WG_PEER_PUBLIC_KEY_REG5	Wr/Rd[31:0]: Device Public Key (rPeerPublicKey[191:160]).
0x0178	WG_PEER_PUBLIC_KEY_REG6	Wr/Rd[31:0]: Device Public Key (rPeerPublicKey[223:192]).
0x017C	WG_PEER_PUBLIC_KEY_REG7	Wr/Rd[31:0]: Device Public Key (rPeerPublicKey[255:224]).
0x0200	WG_DEV_MAC_HIGH_REG	Wr/Rd[15:0]: Upper 16 bits of device MAC address (rDeviceMacAddr[47:32]).
0x0204	WG_DEV_MAC_LOW_REG	Wr/Rd[31:0]: Lower 32 bits of device MAC address (rDeviceMacAddr[31:0]).
0x0208	WG_DEV_IP_REG	Wr/Rd[31:0]: Device IP Address (rDeviceIPAddr).
0x020C	WG_DEV_PORT_REG	Wr/Rd[15:0]: Device Listen Port (rDevicePort[15:0]).
0x0210	WG_PEER_MAC_HIGH_REG	Rd[15:0]: Upper 16 bits of Peer MAC Address (EndPointMacAddr[47:32]).
0x0214	WG_PEER_MAC_LOW_REG	Rd[31:0]: Lower 32 bits of Peer MAC Address (EndPointMacAddr[31:0]).
0x0218	WG_PEER_IP_REG	Wr/Rd[31:0]: Peer Endpoint IP Address (rEndPointIPAddr[31:0]).
0x021C	WG_PEER_PORT_REG	Wr/Rd[15:0]: Peer Endpoint Port (rEndPointPort[15:0]).
0x0220	WG_SUBNET_CIDR_REG	Wr/Rd[4:0]: Subnet CIDR Mask (rSubnetMask[4:0]).
0x0224	WG_GATEWAY_IP_REG	Wr/Rd[31:0]: Gateway IP Address (rGatewayIPAddr[31:0]).
0x0230	WG_TAI64_HIGH_REG	Wr/Rd[31:0]: TAI64 Timestamp High (rTimeStampTAI64[63:32]).
0x0234	WG_TAI64_LOW_REG	Wr/Rd[31:0]: TAI64 Timestamp Low (rTimeStampTAI64[31:0]).
WireGuard1G Status Information		
0x0240	WG_KEYLOG_EMPTY_REG	Rd[0]: Keylog FIFO Empty Status (ExtractKeylogEmpty).
0x0244	WG_KEYLOG_READ_REG	Wr[0]: Trigger Keylog Read (wExtractKeylogRdEn).
0x0250	WG_KEYLOG_DATA_REG0	Rd[31:0]: Keylog Data (wExtractKeylog[31:0]).
0x0254	WG_KEYLOG_DATA_REG1	Rd[31:0]: Keylog Data (wExtractKeylog[63:32]).
0x0258	WG_KEYLOG_DATA_REG2	Rd[31:0]: Keylog Data (wExtractKeylog[95:64]).
0x025C	WG_KEYLOG_DATA_REG3	Rd[31:0]: Keylog Data (wExtractKeylog[127:96]).
0x0260	WG_KEYLOG_DATA_REG4	Rd[31:0]: Keylog Data (wExtractKeylog[159:128]).
0x0264	WG_KEYLOG_DATA_REG5	Rd[31:0]: Keylog Data (wExtractKeylog[191:160]).
0x0268	WG_KEYLOG_DATA_REG6	Rd[31:0]: Keylog Data (wExtractKeylog[223:192]).
0x026C	WG_KEYLOG_DATA_REG7	Rd[31:0]: Keylog Data (wExtractKeylog[255:224]).
0x0270	WG_IP_STATUS_EMPTY_REG	Rd[0]: IP Status FIFO Empty (IPStatusEmpty).
0x0274	WG_IP_STATUS_READ_REG	Wr[0]: Trigger IP Status Read (wIPStatusRdEn).
0x0278	WG_IP_STATUS_DATA_REG	Rd[15:0]: IP Status Data (wIPStatus[15:0]).
0x027C	WG_IP_STATE_REG	Rd[3:0]: Current IP Internal State (IPState[3:0]).
IPv4 Routing Parameter		
0x0300	IP_ROUTING_ENABLE_REG	Wr/Rd[0]: IP Routing Enable (rEnable).
0x0304	IP_ROUTING_ALLOWED_CNT_REG	Wr/Rd[3:0]: Number of Allowed IP Entries (rAllowedCnt[3:0]).
0x0310	IP_ROUTING_ALLOWED_IP0_REG	Wr/Rd[31:0]: Allowed IP Address (rAllowedIPs[0][31:0]).
0x0314	IP_ROUTING_ALLOWED_IP1_REG	Wr/Rd[31:0]: Allowed IP Address (rAllowedIPs[1][31:0]).
0x0318	IP_ROUTING_ALLOWED_IP2_REG	Wr/Rd[31:0]: Allowed IP Address (rAllowedIPs[2][31:0]).

Address Offset	Register Name	Description
0x031C	IP_ROUTING_ALLOWED_IP3_REG	Wr/Rd[31:0]: Allowed IP Address (rAllowedIPs[3][31:0]).
0x0320	IP_ROUTING_ALLOWED_IP4_REG	Wr/Rd[31:0]: Allowed IP Address (rAllowedIPs[4][31:0]).
0x0324	IP_ROUTING_ALLOWED_IP5_REG	Wr/Rd[31:0]: Allowed IP Address (rAllowedIPs[5][31:0]).
0x0328	IP_ROUTING_ALLOWED_IP6_REG	Wr/Rd[31:0]: Allowed IP Address (rAllowedIPs[6][31:0]).
0x032C	IP_ROUTING_ALLOWED_IP7_REG	Wr/Rd[31:0]: Allowed IP Address (rAllowedIPs[7][31:0]).
0x0330	IP_ROUTING_ALLOWED_IP8_REG	Wr/Rd[31:0]: Allowed IP Address (rAllowedIPs[8][31:0]).
0x0334	IP_ROUTING_ALLOWED_IP9_REG	Wr/Rd[31:0]: Allowed IP Address (rAllowedIPs[9][31:0]).
0x0338	IP_ROUTING_ALLOWED_IP10_REG	Wr/Rd[31:0]: Allowed IP Address (rAllowedIPs[10][31:0]).
0x033C	IP_ROUTING_ALLOWED_IP11_REG	Wr/Rd[31:0]: Allowed IP Address (rAllowedIPs[11][31:0]).
0x0340	IP_ROUTING_ALLOWED_IP12_REG	Wr/Rd[31:0]: Allowed IP Address (rAllowedIPs[12][31:0]).
0x0344	IP_ROUTING_ALLOWED_IP13_REG	Wr/Rd[31:0]: Allowed IP Address (rAllowedIPs[13][31:0]).
0x0348	IP_ROUTING_ALLOWED_IP14_REG	Wr/Rd[31:0]: Allowed IP Address (rAllowedIPs[14][31:0]).
0x034C	IP_ROUTING_ALLOWED_IP15_REG	Wr/Rd[31:0]: Allowed IP Address (rAllowedIPs[15][31:0]).
0x0350	IP_ROUTING_ALLOWED_CIDR0_REG	Wr/Rd[5:0]: Allowed CIDR (rAllowedCIDR[0][5:0]).
0x0354	IP_ROUTING_ALLOWED_CIDR1_REG	Wr/Rd[5:0]: Allowed CIDR (rAllowedCIDR[1][5:0]).
0x0358	IP_ROUTING_ALLOWED_CIDR2_REG	Wr/Rd[5:0]: Allowed CIDR (rAllowedCIDR[2][5:0]).
0x035C	IP_ROUTING_ALLOWED_CIDR3_REG	Wr/Rd[5:0]: Allowed CIDR (rAllowedCIDR[3][5:0]).
0x0360	IP_ROUTING_ALLOWED_CIDR4_REG	Wr/Rd[5:0]: Allowed CIDR (rAllowedCIDR[4][5:0]).
0x0364	IP_ROUTING_ALLOWED_CIDR5_REG	Wr/Rd[5:0]: Allowed CIDR (rAllowedCIDR[5][5:0]).
0x0368	IP_ROUTING_ALLOWED_CIDR6_REG	Wr/Rd[5:0]: Allowed CIDR (rAllowedCIDR[6][5:0]).
0x036C	IP_ROUTING_ALLOWED_CIDR7_REG	Wr/Rd[5:0]: Allowed CIDR (rAllowedCIDR[7][5:0]).
0x0370	IP_ROUTING_ALLOWED_CIDR8_REG	Wr/Rd[5:0]: Allowed CIDR (rAllowedCIDR[8][5:0]).
0x0374	IP_ROUTING_ALLOWED_CIDR9_REG	Wr/Rd[5:0]: Allowed CIDR (rAllowedCIDR[9][5:0]).
0x0378	IP_ROUTING_ALLOWED_CIDR10_REG	Wr/Rd[5:0]: Allowed CIDR (rAllowedCIDR[10][5:0]).
0x037C	IP_ROUTING_ALLOWED_CIDR11_REG	Wr/Rd[5:0]: Allowed CIDR (rAllowedCIDR[11][5:0]).
0x0380	IP_ROUTING_ALLOWED_CIDR12_REG	Wr/Rd[5:0]: Allowed CIDR (rAllowedCIDR[12][5:0]).
0x0384	IP_ROUTING_ALLOWED_CIDR13_REG	Wr/Rd[5:0]: Allowed CIDR (rAllowedCIDR[13][5:0]).
0x0388	IP_ROUTING_ALLOWED_CIDR14_REG	Wr/Rd[5:0]: Allowed CIDR (rAllowedCIDR[14][5:0]).
0x038C	IP_ROUTING_ALLOWED_CIDR15_REG	Wr/Rd[5:0]: Allowed CIDR (rAllowedCIDR[15][5:0]).
0x0390	IP_ROUTING_ADDRESS_REG	Wr/Rd[31:0]: Routing Device IP Address (rAddresses[31:0]).
Ethernet Encapsulation Parameter		
0x0400	ENCAP_LOCAL_HIGH_REG	Wr/Rd[15:0]: Encapsulation Local MAC High (rLocalMacAddr[47:32]).
0x0404	ENCAP_LOCAL_LOW_REG	Wr/Rd[31:0]: Encapsulation Local MAC Low (rLocalMacAddr[31:0]).
0x0408	ENCAP_REMOTE_HIGH_REG	Wr/Rd[15:0]: Encapsulation Remote MAC High (rRemoteMacAddr[47:32]).
0x040C	ENCAP_REMOTE_LOW_REG	Wr/Rd[31:0]: Encapsulation Remote MAC Low (rRemoteMacAddr[31:0]).
Transfer Statistics		
0x0410	STATE_TRANSFER_ENABLE_REG	Wr/Rd[0]: State Transfer Mechanism Enable (rStateEnable).

Address Offset	Register Name	Description
0x0420	STATE_TRANSFER_TXHIGH_REG	Wr/Rd[31:0]: TX State Transfer Data High (StatisticsWGTX[63:32]).
0x0424	STATE_TRANSFER_TXLOW_REG	Wr/Rd[31:0]: TX State Transfer Data Low (StatisticsWGTX[31:0]).
0x0428	STATE_TRANSFER_RXHIGH_REG	Wr/Rd[31:0]: RX State Transfer Data High (StatisticsWGRX[63:32]).
0x042C	STATE_TRANSFER_RXLOW_REG	Wr/Rd[31:0]: RX State Transfer Data Low (StatisticsWGRX[31:0]).

2.3 IPv4 Routing

The IPv4 Routing module is responsible for filtering and directing incoming network traffic from the TEMAC based on predefined security and routing policies. It operates by validating the Destination and Source IP addresses of each packet against a configurable list of allowed subnets and host addresses as well as validating the UDP destination port against the configured WireGuard port number.




Figure 3 IPv4Routing Block Diagram

The routing logic is categorized into two primary paths:

- **Intra-subnet Routing:** This path handles packets that meet specific criteria for local or trusted communication. A packet is routed here only if its Destination IP matches one of the active allowed subnets (defined by CIDR prefixes), its Source IP matches a configured allowed host address, and the packet is a UDP packet destined for the configured WireGuard port.
- **Inter-subnet Routing:** All other valid IPv4 packets that do not meet the combined criteria for Path A are directed to this interface for further processing or external transmission.

Key Functional Specifications:

- The module supports up to 16 active IP/CIDR pairs, allowing for flexible network segmentation and access control.
- It utilizes an 8-bit wide AXI Stream-like interface to handle wire-speed 1GbE traffic, supporting byte-level enables and end-of-packet (Last) signaling.
- The design includes parameters to bypass ARP or strictly enforces UDP-only traffic checks (BYPASS_ARP and CHECK_UDP), providing an additional layer of protocol-level security, where CHECK_UDPPORT is introduced when CHECK_UDP is enabled to strictly verify both the UDP protocol and the specific destination port.

Operations Sequence:

- Upon detecting the start of a new packet (MacRxValid asserted), the incoming MacRxData is fed into a Shift Register. This internal buffering delays the data stream just long enough for the routing logic to inspect the headers and determine the correct output path without losing line-rate throughput.
- The module extracts the EtherType, Source IPv4 Address, Destination IPv4 Address, and for UDP packets the destination port from the buffered stream. These values are then compared against the hardware configuration parameters, including the local IP Address, the AllowedIPs table, the corresponding AllowedCIDR masks, and the configured WireGuard port, to decide the routing direction.
- Once a routing decision is made for a specific packet, the module maintains that path for the remainder of the stream until the end-of-packet is reached, ensuring consistent delivery of the entire frame.

2.4 Ethernet Header Decapsulation Module

The Ethernet Header Decapsulation module is designed to strip Ethernet (L2) headers from incoming frames to extract the encapsulated IP (L3) payload. It processes 8-bit data from the TEMAC and aligns the payload for downstream processing.




Figure 4 Ethernet Header Decapsulation Block Diagram

Key Features and Operational Logic:

- The module removes the 14-byte Ethernet header (Destination MAC, Source MAC, and EtherType). Since the header is not a multiple of 8 bytes, the module performs a shifter-based alignment to ensure the start of the IP payload is correctly positioned at the beginning of the 8-bit AXIS word.
- As the data is shifted and realigned, the module recalculates the **MacTxByteEn** signals. This logic ensures that the last word of a packet correctly reflects the actual number of valid bytes remaining after the header removal and shifting process.
- The logic is strictly feed-forward and does not implement internal buffering that would require pausing the incoming 1Gbps stream. Data flows through the module at line rate, maintaining the 8-bit AXIS throughput without the need for flow control back-pressure during the header removal process.

Operations Sequence:

- Upon detecting a new input packet by **MacRxValid** assertion, the module checks the downstream buffer occupancy using **WrDataCnt[31:0]**. If sufficient buffer space is available, the Ethernet header decapsulation process starts. If there is not enough space, the entire incoming packet is discarded to maintain stream synchronization.
- The module removes the 14-byte Ethernet Layer-2 header sequentially on an 8-bit byte-by-byte basis. During header removal, input bytes are not forwarded to the output stream.
- After the 14-byte header has been stripped, Valid payload data is then forwarded to the downstream module until the end of the packet.

2.5 Ethernet Header Encapsulation Module

The Ethernet Header Encapsulation module performs the reverse operation by wrapping L3 IP packets into IEEE 802.3 Ethernet frames. It handles MAC address insertion, EtherType identification, and ensures compliance with minimum Ethernet frame size requirements.




Figure 5 Ethernet Header Encapsulation Block Diagram

Key Features and Operational Logic:

- The module automatically inserts the Source MAC and Destination MAC addresses (configured via SrcMacAddr and DstMacAddr) and identifies the protocol (IPv4 or IPv6) from the first byte of the payload to set the correct EtherType (0x0800 or 0x86DD).
- Dual-FIFO Architecture:
 - Payload FIFO: A 16-bit wide FWFT FIFO stores the data, byte enables, and error flags. It is sized to support Jumbo Frames (up to 9200 bytes).
 - Metadata FIFO: A 16-bit wide FIFO stores the total byte count of each packet, allowing the transmission side to know the packet length before starting the read process.
- To comply with the Ethernet standard (minimum 60-byte payload excluding CRC), the module includes a Padding Logic. If the incoming IP packet is smaller than the minimum requirement, it automatically appends zero-padding to ensure the outgoing frame is valid.
- The module implements a threshold-based ready signal (rMacRxReady). It pauses new packet reception if the internal FIFO space is insufficient to accommodate a maximum-sized frame, preventing overflow during burst transfer.

Operations Sequence:

- When the FWFT32kx16 payload FIFO is ready to accept new data, the write control logic asserts the bus ready signal. It begins storing the incoming data stream as soon as valid packets are present on the interface.
- Upon detecting the end-of-packet signal, the write control logic updates the final packet size in the FWFT1kx16 metadata FIFO. This store-and-forward mechanism ensures that the entire packet is fully buffered before any transfer to the EMAC begins, meet the hardware requirement for continuous.
- If the FWFT1kx16 metadata FIFO is not empty, the read control logic retrieves the packet size to initiate transmission.
 - In the first clock cycle, the module outputs the DstMacAddr[47:0] followed by the upper 16 bits of the source address (SrcMacAddr[47:32]).
 - In the subsequent clock cycle, it transmits the remaining SrcMacAddr[31:0] and the calculated EtherType (determined by inspecting the first byte and initial 2 bytes of the payload).
 - Following the header insertion, the module reads the remaining data packet from the FWFT32kx16 and streams it to the EMAC once the destination bus is ready.

2.6 Ethernet subsystem

The Ethernet Subsystem operates across multiple protocol layers, including the MAC (Media Access Control), PCS (Physical Coding Sublayer), and PMA (Physical Medium Attachment) layers. These layers work for interface with external devices using the 1GbE standard. The WireGuard1G-IP communicates with the Ethernet MAC via an 8-bit Avalon streaming interface.

Depending on the target board, the Ethernet Subsystem supports the following interface standards:

- RGMII: Supported on Agilex 5 SoC boards
- SGMII: Supported on Arria10 SoC boards

2.6.1 Triple-Speed Ethernet FPGA IP

The Triple-Speed Ethernet FPGA IP is a configurable IP core that incorporates an Ethernet MAC and an optional 1000BASE-X/SGMII PCS with an embedded PMA built with either on-chip transceiver I/O or LVDS I/O. When configured in MAC-only mode, the IP connects with an external PHY chip. This Ethernet IP provides two user interfaces: the Avalon stream interface for data transfer and the Avalon-MM for configuration.

In this reference design, the Avalon stream interface connects to the WireGuard1G-IP, facilitating data transmission, while the Avalon-MM interface connects to the MACRegCtrl module for configuration management. Detailed information about the Ethernet IP configuration registers is available in the “Configuration Register Space” section of the “Triple-Speed Ethernet IP User Guide”, provided by Altera. The document can be accessed at the following link: <https://docs.altera.com/r/docs/683402/25.3/triple-speed-ethernet-ip-user-guide/configuration-register-space>.

2.6.2 MACRegCtrl

The MACRegCtrl is responsible for configuring the Triple-Speed Ethernet FPGA IP parameters and monitoring its status via the Avalon-MM interface. Its logic is implemented using a state machine, and it executes once during system startup to initialize the Ethernet IP.




Figure 6 MACRegCtrl Block Diagram

The initialization sequence is as follows.

1. Disable the transmit and receive paths of the Ethernet IP.
2. Set the software reset.
3. Configure the frame length to support jumbo frames.
4. Set the Tx IFG length.
5. Enable both the transmit and receive paths of the Ethernet IP.

For SGMII mode, the configuration process is completed at step 5. For RGMII mode, an additional step is required to enable the Receive/Transmit timing control function through MDIO:

6. Enable RGMII timing control (Receive/Transmit timing control function through MDIO).

3 CPU Firmware

After system boot-up, CPU initializes its peripherals such as UART and Timer. Then the supported command usage is displayed. The main function runs in an infinite loop to receive line command input from the user. Users can set the network and WireGuard parameter, display key materials using the supported commands. More details of the sequence in each command are described as follows.

3.1 Set FPGA IP Address

```
command> setdevIP <ddd.ddd.ddd.ddd>[/ddd]
```

The User employs this command to set the FPGA's IP address in dotted-decimal format, with an optional subnet mask in CIDR notation. The default subnet mask is /24, and the default IP address is 192.168.11.42. This address represents the physical Ethernet interface rather than the WireGuard tunnel address.

Table 2 setip function

int setip(uint8_t *string, uint32_t *ip_set)	
Parameter	string: ip address as string input from user ip_set: array stored IP address
Return value	0: Valid input, -1: Invalid input
Description	This function receives IP Address as string input and set value of ip_set array.

3.2 Set FPGA Port Number

```
command> setdevport <dddd|dynamic>
```

The User sets the FPGA's UDP source port number using this command. If a numeric value (0-65535) is provided, the system utilizes it as a fixed static port. If the argument is set to "dynamic," the system automatically assigns and increments a dynamic port starting from 51821 for each new connection. The default mode is dynamic.

Table 3 setport function

int setport(uint8_t *string, uint64_t *port_set)	
Parameter	string: port number as string input from user port_set: array stored port number
Return value	0: Valid input, -1: Invalid input
Description	This function receives port number as string input and sets value of port_set array.

3.3 Set FPGA MAC Address

```
command> setdevMac <hh-hh-hh-hh-hh-hh>
```

The User configures the FPGA's Ethernet MAC address in hexadecimal format, with octets separated by hyphens. The default FPGA MAC address is 80-11-22-33-44-55, which is a unicast MAC address.

Table 4 setmac function

int setmac(uint8_t *string, uint64_t *mac_set)	
Parameter	string: MAC address as string input from user mac_set: array stored mac address
Return value	0: Valid input, -1: Invalid input
Description	This function receives MAC Address as string input and set value of mac_set array.

3.4 Set Gateway IP Address

```
command> setgatewayIP <ddd.ddd.ddd.ddd>
```

The User sets the network gateway IP address in dotted-decimal format. The default gateway IP address is 0.0.0.0.

3.5 Initialize TAI64 Timestamp

```
command> setTAI64 <hhhhhhhhhhhhhhhh>
```

The User initializes the TAI64 timestamp used in the WireGuard handshake initiation message. This value must be provided as a 16-character hexadecimal string.

3.6 Set FPGA Private Key

```
command> setprivkey <BASE64>
```

The User sets the FPGA's WireGuard private key by providing a Base64-encoded string as input. The system accepts this Base64 format for ease of configuration, which is then decoded into a raw 256-bit (32-byte) key. This decoded 256-bit value is subsequently transferred to the WireGuard1G-IP core to be used as the primary static identity for the Noise handshake.

Table 5 wireguard_base64_decode function

bool wireguard_base64_decode(const char* str, uint8_t* out, size_t* outlen)	
Parameter	str: Base64-encoded string to decode out: Output buffer for decoded bytes outlen: Pointer to buffer size; receives actual decoded length
Return value	True: on successful decoding, False: otherwise.
Description	This function decodes the Base64 input into a raw byte buffer for cryptographic use.

3.7 Set WireGuard Interface Address IP

```
command> setWGaddressIP <ddd.ddd.ddd.ddd>
```

The User assigns the IP address for the FPGA's WireGuard interface. This address is used for communication within the VPN tunnel.

3.8 Set Peer Public Key

```
command> setpeerpubkey <BASE64>
```

The User configures the FPGA's WireGuard peer public key. The key must be the Base64-encoded X25519 public key corresponding to the peer's private key.

3.9 Set Allowed IP

```
command> setallowsIP <ddd.ddd.ddd.ddd/ddd> ...
```

The User defines a list of up to 16 IP/CIDR pairs allowed to be routed through the WireGuard1G-IP. Setting 0.0.0.0/0 allows the User to route all traffic through the tunnel.

Table 6 set_allowed_ip function

void set_allowed_ip(int argc, char* argv[])	
Parameter	argc: Number of IP/CIDR arguments argv: Array of strings containing IP/CIDR entries
Return value	None.
Description	This function parses multiple IP/CIDR inputs and updates the hardware routing table.

3.10 Set Endpoint IP Address

```
command> setendpointIP <ddd.ddd.ddd.ddd>[:dddd]
```

The User sets the WireGuard peer's endpoint IP address and port number. If the User omits the port, the system defaults to 51820. The default IP address is 192.168.11.25.

3.11 Set Pre-Shared Key

```
command> setpresharedkey <BASE64>
```

The User may optionally set a 32-byte symmetric pre-shared key (PSK) shared between the FPGA and the peer, provided as a Base64 string.

3.12 Set Persistent Keepalive

```
command> setpersistentkeepalive <dddd>
```

The User sets the interval in seconds for persistent keepalive packets to ensure the bidirectional connection remains active through NAT or stateful firewalls. The User must provide a value within the valid 16-bit range, specifically from 0 to 65535 seconds. Setting the value to 0 allows the User to disable this feature, which is the default system state.

3.13 Show Ephemeral Private Key

```
command> showkey <on|off>
```

The User enables or disables the showkey mode, which controls the visibility of the ephemeral private key on the serial console. When this mode is active, the User receives the 256-bit ephemeral private key generated by the IP core. The system automatically processes this raw 256-bit data through a Base64 encoding function to provide a 44-character string format suitable for display and verification on the console.

Table 7 wireguard_base64_encode function

bool wireguard_base64_encode(const uint8_t* in, size_t inlen, char* out, size_t* outlen)	
Parameter	in: Pointer to the 256-bit (32-byte) raw ephemeral key inlen: Length of input buffer (32 bytes) out: Output buffer for the resulting Base64 string outlen: Pointer to receive the actual encoded length
Return value	True: on successful decoding, false: otherwise.
Description	This function converts the raw 256-bit ephemeral private key into a Base64-encoded string for console display.

3.14 Activate WireGuard

command> WGActivate

The User issues this command to commit all configured network and cryptographic parameters to the hardware and initiate the WireGuard handshake. The activation sequence is managed by the wg_process function, which follows a specific operational flow to ensure the WireGuard1G-IP core is synchronized with the Ethernet Encapsulation and Decapsulation modules.

Operational Sequence:

- The User's command triggers a status check to ensure the IP core is in a state ready to accept configuration.
- The system writes the 256-bit cryptographic keys and network configurations into the hardware registers.
- The User triggers the WG_ACTIVATE signal. The system then waits for the hardware to acknowledge the configuration and finalize the initial handshake with the peer.
- The system enters a continuous monitoring state where it displays the active connection parameters, including Base64-encoded public keys and the WireGuard virtual IP.
The User receives real-time updates on:
 - Current operational state of the WireGuard IP.
 - Total TX/RX data volume and timestamps.
 - Optional ephemeral key details if enabled by the User.
- The User can terminate the session and exit the monitoring loop at any time by sending a Ctrl + C command via the serial console, which triggers the WG_DEACTIVATE sequence in the hardware.

Table 8 wg_process function

void wg_process()	
Parameter	None.
Return value	None.
Description	Initializes the WireGuard IP core by writing cryptographic keys (preshared key, device private key, peer public key) and network parameters (IP/MAC addresses, ports, subnet mask, gateway) to hardware registers, then activates the tunnel and enters a monitoring loop that polls for statistics, key logs, and status until the user interrupts with Ctrl+C, after which it deactivates the tunnel or resets the core on failure.

4 Revision History

Revision	Date (D-M-Y)	Description
1.00	30-Jul-26	Initial version release