

AHCI PCIe SSD-IP (APS-IP) reference design manual

Rev1.2 20-Oct-16

1. Overview




Figure 1 APS-IP Demo System

The reference design integrates APS-IP with simple logic to write and read data with AHCI PCIe SSD at high-speed rate. CPU is additional designed for user interface through Serial console. For simple test, user can input the parameters such as start address, transfer size, and command from keyboards, and the logic will convert all inputs to be signal input for APS-IP. When the operation is completed, CPU will check time usage and then calculate to be write/read performance for that SSD. To interface with CPU bus, LAXI2REG module is used to decode the address and data from the bus to be control/status signal for APS-IP. Data ports of APS-IP are connected to external FIFO. Test data for write test or data verification are generated by TestGen module. All modules run in the same clock domain which is source from internal PLL of AXI PCIe Bridge IP. This clock is equal to 125 MHz when interfacing with 4-lane AHCI PCIe Gen2 SSD or 250 MHz for Gen3 SSD.

User can download APS-IP datasheet and send request to evaluate the IP from our website, http://www.dgway.com/APS-IP_X_E.html.

The real transfer performance in the demo depends on each AHCI PCIe SSD specification.

2. CPU




Figure 2 CPU system in reference design

In reference design, CPU peripherals consist of UART for user interface, Timer for performance measurement, and BRAM for CPU firmware. AXI-interconnect is used for CPU interface with its peripherals including the interface for controlling/monitoring APS-IP which is 32-bit AXI4-Lite bus. More details about memory map of this AXI-Lite are follows.

Table 1 Register Map

Address	Register Name	Description
Rd/Wr	(Label in the "apsiptest.c")	
BA+0x00	User Address (Low) Reg	[31:0]: Input to be start sector address (UserAddr[31:0] for APS-IP)
Wr	(USRADRL_REG)	
BA+0x04	User Address (High) Reg	[15:0]: Input to be start sector address (UserAddr[47:32] for APS-IP)
Wr	(USRADRH_REG)	
BA+0x08	User Length (Low) Reg	[31:0]: Input to be transfer length in sector unit (UserLen[31:0] for APS-IP)
Wr	(USRLENL_REG)	
BA+0x0C	User Length (High) Reg	[15:0]: Input to be transfer length in sector unit (UserLen[47:32] for APS-IP)
Wr	(USRLENH_REG)	
BA+0x10	User Command Reg	[1:0]: Input to be user command (UserCmd for APS-IP)
Wr	(USRCMD_REG)	"00"-Identify device, "10"-Write SSD, "11"-Read SSD When this register is written, the design will generate command request to APS-IP to start new command operation.
BA+0x14	Test Pattern Reg	[1:0]: Test pattern select
Wr	(PATTSEL_REG)	"00"-Increment, "01"-Decrement, "10"-All 0, "11"-All 1

Address Rd/Wr	Register Name (Label in the "apsiptest.c")	Description
BA+0x100 Rd	User Status Reg (USRSTS_REG)	[0]: APS-IP busy flag ('0': Idle, '1': Busy) [1]: Error output from APS-IP ('0': Normal, '1': Error) [2]: Data verification fail ('0': Normal, '1': Error) [4:3]: PCIe speed from IP ("00": No linkup, "01": PCIe Gen1, "10": PCIe Gen2, "11": PCIe Gen3)
BA+0x104 Rd	Total disk size (Low) Reg (LBASIZEL_REG)	[31:0]: Total capacity of SSD in sector unit (LBASize[31:0] from APS-IP)
BA+0x108 Rd	Total disk size (High) Reg (LBASIZEH_REG)	[15:0]: Total capacity of SSD in sector unit (LBASize[47:32] from APS-IP)
BA+0x10C Rd	User Error Type Reg (USRERRTYPE_REG)	[31:0]: User error status (UserErrorType[31:0] from APS-IP)
BA+0x110 Rd	PCIe Interrupt Status Reg (PCIeINTSTS_REG)	[31:0]: PCIe interrupt status (PCIeIntStatus[31:0] from APS-IP)
BA+0x114 Rd	Port Interrupt Status Reg (PORTINTSTS_REG)	[31:0]: Port interrupt status (PortIntStatus[31:0] from APS-IP)
BA+0x120 Rd	Data Failure Address (Low) Reg (RDFAILNOL_REG)	[31:0]: Latch value of failure address[31:0] in byte unit from read command
BA+0x124 Rd	Data Failure Address (High) Reg (RDFAILNOH_REG)	[24:0]: Latch value of failure address [56:32] in byte unit from read command
BA+0x130 Rd	Expected value Word0 Reg (EXPPATW0_REG)	[31:0]: Latch value of expected data [31:0] from read command
BA+0x134 Rd	Expected value Word1 Reg (EXPPATW1_REG)	[31:0]: Latch value of expected data [63:32] from read command
BA+0x138 Rd	Expected value Word2 Reg (EXPPATW2_REG)	[31:0]: Latch value of expected data [95:64] from read command
BA+0x13C Rd	Expected value Word3 Reg (EXPPATW3_REG)	[31:0]: Latch value of expected data [127:96] from read command
BA+0x140 Rd	Read value Word0 Reg (RDPATW0_REG)	[31:0]: Latch value of read data [31:0] from read command
BA+0x144 Rd	Read value Word1 Reg (RDPATW1_REG)	[31:0]: Latch value of read data [63:32] from read command
BA+0x148 Rd	Read value Word2 Reg (RDPATW2_REG)	[31:0]: Latch value of read data [95:64] from read command
BA+0x14C Rd	Read value Word3 Reg (RDPATW3_REG)	[31:0]: Latch value of read data [127:96] from read command
BA+0x150 Rd	Current test byte (Low) Reg (CURTESTSIZEL_REG)	[31:0] : Current test data size of TestGen module in byte unit (bit[31:0])
BA+0x154 Rd	Current test byte (High) Reg (CURTESTSIZEG_REG)	[24:0] : Current test data size of TestGen module in byte unit (bit[56:32])
BA+0x2000 - 0x21FF	Identify Device Data (IDENTIFY_REG)	512-byte Identify device data

After initialization complete, CPU firmware in the demo will be in idle state to wait user command input through Serial console. The command can be Identify device, write, or read command. The sequence of each command is follows.

For Identify device command,

- 1) Set USRCMD_REG="00". Test logic will generate command and request to APS-IP. Busy flag (USRSTS_REG[0]) will change from '0' to '1'.
- 2) CPU will wait until command complete or any error found by monitoring USRSTS_REG value. Bit[0] will be cleared to '0' when command is completed. Bit[1] will be asserted to '1' when any error is detected. If any error is detected, error message will be displayed.
- 3) To be test result, SSD model name decoded from IDENCTRL_REG and SSD capacity read from LBASIZEL/H_REG are displayed to the Serial console.

For write/read command,

- 1) Receive start address, transfer length, and test pattern value from user through Serial console. If any input is invalid, the operation will be cancelled.
- 2) Get all inputs and set the value to USRADRL/H_REG, USRLENL/H_REG, and USRCMD_REG (USRCMD_REG="10" for write transfer, and "11" for read transfer).
- 3) Similar to step 2) in Identify device command. But USRSTS_REG[2] will be also monitored for read command to confirm that read data is correct.
- 4) During running command, current transfer size will be displayed in every second. Finally, test performance will be displayed on the console when command is completed.

3. LAXI2REG

Input/Output signals of APS-IP and the parameter for TestGen module are mapped to register address of CPU bus within this module. Write data and address from AXI-Lite bus will be decoded and convert to be input parameters in the system. Status signals from APS-IP and TestGen will be connected to data multiplexer within the module to select read register value for CPU. Memory map of this module is shown in Table 1.

4. TestGen

In this module, there are two operations, i.e. generating test data to WrFf port when user selects write command, or verifying received data from RdFf port when user selects read command. The details of logic design inside this module are displayed in Figure 3.




Figure 3 Logic design in TestGen

For write transfer, test pattern will be generated from Pattern counter module after WrPattStart is asserted. WrFfAFull is monitored to confirm that WrFf still have free space to store new test data. Test data pattern will be fed to WrFf when FIFO is available and stopped when total transfer size is equal to set value from user. TrnLen is the input to show total transfer size in sector unit and used to calculate the end value of test data pattern for stopping data generating. Four test patterns can be selected through PattSel input.

For read transfer, read enable of RdFf is asserted when FIFO has available data, monitored by RdFfEmpty signal. Test data generator is used to generate expected data to compare and verify RdFfRdData value. If data is mismatched, Fail flag will be asserted.

5. Revision History

Revision	Date	Description
1.0	23-Sep-15	Initial Release
1.1	1-Mar-16	Add PCIe speed information to USRSTS_REG
1.2	20-Oct-16	Add CURTESTSIZE and IDENCTRL_REG register

Copyright: 2015 Design Gateway Co,Ltd.