

NVMe IP with PCIe Gen3 Soft IP demo instruction

Rev1.1 20-Apr-20

This document describes the instruction to run NVMeG3 IP demo on FPGA development board by using the PCIe adapter board (AB18-PCIeX16 board, AB17-M2FMC adapter board, or AB16-PCIeXOVR board). The demo is designed to write/verify data with NVMe SSD. User controls the test operation through Serial console.

1 Environment Requirement

To run the demo on FPGA development board, please prepare following environment.

- 1) Supported FPGA Development board: ZCU102, VCU118, and KCU105
- 2) PC installing Xilinx programmer software (Vivado) and Serial console software such as TeraTerm
- 3) The PCIe adapter board, provided by Design Gateway <u>https://dgway.com/ABseries_E.html</u>
 - AB17-M2FMC adapter board: ZCU102
 - AB18-PCIeX16 board: KCU105, VCU118.
 - AB16-PCIeXOVR board: KCU105
- 4) Xilinx power adapter for FPGA board
- 5) ATX power supply for PCIe adapter board
- 6) NVMe SSD
 - Insert M.2 NVMe SSD to Drive#1 on AB17.
 - Connect PCIe NVMe SSD to B side on AB18/AB16.
- 7) Two micro USB cables for programming FPGA and Serial console, connecting between FPGA board and PC








Figure 1-1 NVMeG3 IP demo environment setup on ZCU102












2 Demo setup

- 1) Power off system.
- 2) For ZCU102, set SW6=all ON to configure PS from JTAG, as shown in Figure 2-2.



- 3) Connect NVMe SSD to adapter board and then connect the adapter board to FPGA development board.
 - a) For ZCU102, connect NVMe SSD (M.2) to Drive#1 M.2 connector on AB17-M2FMC and then connect AB17 to HPC1 connector on ZCU102 (J4).




Figure 2-2 Connect M.2 NVMe to AB17




- b) For KCU105 and VCU118,
 - Connect ATX power supply to AB18/AB16 board.



Figure 2-3 Connect ATX power supply to PCIe adapter board

- Confirm that two mini jumpers are inserted at J5 connector on AB18/AB16.
- Connect FPGA Side (A-side) on AB18/AB16 to PCIe connector on FPGA board
- Connect NVMe SSD (PCIe) to device side (B-Side) on AB18/AB16, as shown in Figure 2-4.

<u>Warning</u>: Please confirm that NVMe SSD is inserted in the correct side of AB18/AB16 (B-side, not A-side) before power on system.





4) Connect Xilinx power adapter to FPGA development board and connect two micro USB cables between FPGA board and PC for FPGA programming and Serial console.






Figure 2-5 USB cable connection

5) Power on FPGA development board, ATX power supply, and adapter board (AB17, AB18, or AB16).







on AB18/AB16

Figure 2-6 Turn on power switch



6) On PC, the additional COM ports are detected after connecting USB cables to FPGA board. Ultrascale/Ultrascale+ board, there are more than one COM ports detected.

In case of ZCU102, select the lowest number of COM port (COM18 in Figure 2-7). In case of KCU105 and VCU118, select Standard COM port (COM11 in Figure 2-7).

On Serial console, the setting is as follows. Buad rate=115,200, Data=8-bit, Non-Parity, and Stop = 1.

-			
Device Manager ZCU102			
<u>File Action View H</u> elp			
Portable Devices Four additional COM ports Official Communications Port for ZCU102 board	Tera Term: Serial port setu		Serial setting ×
Silicon Labs Quad CP2108 USB to UART Bridge: Interface 0 (COM18)	Port:	COM11	~ ОК
 Silicon Labs Quad CP2108 USB to UART Bridge: Interface 1 (COM20) Silicon Labs Quad CP2108 USB to UART Bridge: Interface 2 (COM19) 	<u>B</u> aud rate:	115200	~
Silicon Labs Quad CP2108 USB to UART Bridge: Interface 3 (COM21)	<u>D</u> ata:	8 bit	✓ Cancel
> 🚍 Print queues	Parity:	none	~
Device Manager KCU105/VCU118	<u>S</u> top:	1 bit	∼ <u>H</u> elp
Eile Action View Help	Elow control:	none	~
(= -) 🖬 📓 🖬 🖳 🖳 💺 🔾 🗩	- Transmit delay		
> Monitors		۶ 	
> 📮 Network adapters	0 msec	;/ <u>c</u> har 0	msec/ <u>l</u> ine
> Portable Devices Two additional COM ports			
✓ Ports (COM & LPT)			
Gommunications Port (COMI)			
Silicon Labs Dual CP2105 USB to UART Bridge: Enhanced COM Port (COM10)			
💭 Silicon Labs Dual CP2105 USB to UART Bridge: Standard COM Port (COM11)			
> 🚍 Print queues			

Figure 2-7 Select and set COM port

- 7) Download and program configuration file and firmware to FPGA board.
 - a) For ZCU102, open Vivado TCL shell and change directory to ready_for_download or directory that batch file is located. Next, type NVMeG3IPTest_ZCU102.bat, as shown in Figure 2-8.

****** Vivado v2017.4 (64-bit)			
**** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017			
**** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017			
** Copyright 1986-2017 Xilinx, Inc. All Rights Reserv	/ed.		
/ivado% cd D:/Temp/ready_for_download 🛛 🔶 Go to ready_for_	downloa	d directo	ory
/ivado% NVMeG3IPTest_ZCU102.bat_			_
Run script file to downle	oad bit an	d elf file	
			-



b) For KCU105/VCU118, configure FPGA by using Vivado, as shown in Figure 2-9.




Figure 2-9 LED status after program configuration file and PCIe initialization complete




8) Check LED status on FPGA board. The description of LED is as follows.

	10010	
GPIO LED	ON	OFF
0	Normal operation	Clock is not locked or reset button is pressed
1	System is busy	Idle status
2	IP Error detect	Normal operation
3	Data verification fail	Normal operation

Table 2-1 LED Definition

9) After completely FPGA programming, LED[0] and LED[1] turn on until finishing the initialization process. After that, LED[1] turn-offs.



ZCU102

KCU105/VCU118




Figure 2-10 LED status after finishing program configuration file and PCIe initialization

10)On the console, the message is displayed to show current status as follows.

- "Waiting IP initialization" is displayed.
- After finishing IP initialization, Main menu is shown on the console as shown in Figure 2-11.

<u>F</u> ile	<u>E</u> dit	Setup	C <u>o</u> ntrol	Windo	w <u>H</u> elp			
					_		= 1.0]	++++
			itializ			leG3-IP is I	busy	J
			[IPVer / Comma		al			
			nmand nmand		Main m	enu is di	splayed	
[3] :	: SMA	RT Co	ommand		after fir	nishing in	itializatio	n
			ommand Comma	ha				

DG

dg_nvmeg3ip_instruction_xilinx_en.doc

3 Test Menu

3.1 Identify Command

Select '0' to send Identify command to NVMe SSD.

<u> </u>	Tera Term VT tup C <u>o</u> nti <mark>LBA un</mark> i	it = 512 byte
Model Numbo SSD Capacit Data size y [0] : Iden [1] : Writo [2] : Read [3] : SMAR [4] : Flus]	ty = <u>512[GB</u> per LBA = <u>512[By</u> enu [IPVer = 1.0 tify Command e Command Command I Command	g SSD 970 PRO 512GB tel Model name, SSD Capacity,
Figure	3-1 Test result wh	en running Identify command


After finishing the operation, the SSD information output from Identify command will be displayed. The console shows three values.

- 1) SSD model number: This value is decoded from Identify controller data.
- 2) SSD capacity: This value is signal output from NVMeG3 IP.
- 3) Data size per LBA: This value is signal output from NVMeG3 IP. Two values are supported, i.e. 512 byte and 4 Kbyte.



3.2 Write Command

Select '1' to send Write command to NVMe SSD.



User inputs three parameters as follows.

- Start Address: Input start address to write SSD as 512-byte unit. The input is decimal unit when user inputs only digit number. User can add "0x" to be prefix for hexadecimal unit. When LBA unit of SSD is 4 Kbyte, this input must be aligned to 8.
- 2) Transfer Length: Input total transfer size as 512-byte unit. The input is decimal unit when user inputs only digit number. User can add "0x" to be prefix for hexadecimal unit. When LBA unit of SSD is 4 Kbyte, this input must be aligned to 8.
- 3) Test pattern: Select test data pattern for writing to SSD. There are five patterns, i.e. 32-bit increment, 32-bit decrement, all 0, all 1, and 32-bit LFSR counter.

After all inputs are valid, the operation begins. During writing data, current transfer size is displayed on the console every second to show that system is still alive. Finally, total size, total time usage, and test speed are displayed on the console after finishing the operation.



•	Test data	a of 32-	bit ind	creme	ent p	attei	rn—					•	•				Test	dat	a o	f 32-b	oit Ll	SR	pat	tern				-
	←64-bit header	of each	512-b	yte-									4-6 4	l-bit	head	der o	of ea	ch 5'	12-b	yte-								
	48-bit address (512 byte unit		0x0	000		(Т 32-b	'est o it inc		ent)				48	bit a	ddres	SS		0x0	000			(Tes 32-b	st da it LF			
Offset	0 1 2	34	5 6	7	8	9	A	в	c	D	Е	F	0	1	2	3	4	5	6	7	8	9	A	в	С	₽ D	Е	F
00000000	00 00 00 0	0 00 0	0 00	00	02	00	00	00	03	00	00	00	00	00	00	00	00	00	00	00	01	00	00	00	02	00	00	00
00000010	04 00 00 0	0 05 0	0 00	00	06	00	00	00	07	00	00	00	04	00	00	00	09	00	00	00		00				00		
00000020	08 00 00 0	0 09 0	0 00	00	ΟA	00	00	00	0B	00	00	00	49	00	00	00	92	00	00	00	24	01	00	00	49	02	00	00
00000030	OC 00 00 0	0 0D 0	0 00	00	0E	00	00	00	0F	00	00	00	92	04	00	00	24	09	00	00	49	12	00	00	92	24	00	00
00000040	10 00 00 0	0 11 0	0 00	00	12	00	00	00	13	00	00	00	24	49	00	00	49	92	00	00	92	24	01	00	24	49	02	00
00000050	14 00 00 0	0 15 0	0 00	00	16	00	00	00	17	00	00	00	49	92	04	00	92	24	09	00	24	49	12	00	49	92	24	00
00000060	18 00 00 0	0 19 0					00	00	1B	00	00	00	93	24	49	00	27	49	92	00	4F	92	24	01	9E	24	49	02
The 1 st 51	2-byte data	0 1D 0		00	1E						00			49		04					F3					49	92	24
	- 0			00						00	00		CF		24		9E	27			ЗD	4F		24			24	
00000090	24 00 00 0									00			F5			92						F3				E7		
0A000000	28 00 00 0			00						00	00		5D		93	24			27		75	ЗD	4F			7A		
000000B0	2C 00 00 0									00	00			F5										24			E7	
000000C0	30 00 00 0				32					00					CF							75				EΒ		
00000D0	34 00 00 0			00										D7			0E						D7				ΑE	
000000E0	38 00 00 0									00			77			CF						C1				83		
000000F0	3C 00 00 0			00						00	00					F5							5C					
00000100	40 00 00 0									00	00		07		70				E0						39		83	
00000110	44 00 00 0							00					73			D7							1D					
00000120		0 49 0		00						00	00			07	77		68						DC					
00000130	4C 00 00 0			00						00	00		47		70		8E						C1					
00000140		0 51 0		00						00			74		07		E9						1C					
00000150	54 00 00 0			00						00	00		4C		73	70		8E					CD					
00000160		0 59 0		00						00	00		C6		34		8D						D1				A3	
00000170		0 5D 0			5E			00		00				4C		73							1D					
00000180	60 00 00 0			00							00			C6	74		C3						D3				A6	
00000190		0 65 0						00		00			14			47						B8				70		
000001A0	68 00 00 0									00	00					74										0D		
000001B0	6C 00 00 0			00						00	00		0C				18				30	68	B8	31		DO	70	
000001C0	70 00 00 0				72			00								C6							86					
000001D0	74 00 00 0							00		00						6E						30	68		7F		DO	
000001E0	78 00 00 0				7A			00								E1												
000001F0	7C 00 00 0				7E			00				00				14				_	E9	3F				7F		
00000200	01 00 00 0					00							01			00	_						00					
The 2 nd 51		0 85 0		00			00						09			00					24		00					
		0 89 0		00	8A	00	00	00	9B	00	00	00	92	00		00			UU	00	49	02	00	00	92	04	00	00
		it header											. .			4-bit												
<u>Figure</u>	3-3 Exam	ple T	est	data	a of	t th	e ´	st	an	d 2	2nd	51	2 b	yte	e b	y u	sir	ng i	inc	ren	ner	nt/L	.FS	SR	ра	tte	rn	

ī

Test data in SSD is split into 512-byte unit. For incremental, decremental, or LFSR pettern, each 512-byte data has unique 64-bit header which consists of 48-bit address (in 512-byte unit) and 16-bit zero value. The data after 64-bit header is the test pattern which is selected by user.

The left window of Figure 3-3 shows the example when using 32-bit incremental pattern while the right window shows the example when using 32-bit LFSR pattern.



When user runs Write or Read command with 4-Kbyte LBA SSD, there is the message displaying on the console to show the input limitation which must be aligned to 8 as shown in Figure 3-4. When the input does not align to 8, "Invalid input" is displayed and the operation is cancelled.

Figure 3-5 shows the example when the input is out of the recommended range for each parameter. The console displays "Invalid input" and then the operation is cancelled.

COM12 - Tera Term VT LBA alignment error
Eile Edit Setup Control Window KanjiCode Help +++ Write Command selected +++ Please input [Start Address] and [Length] in unit of 8
Enter Start Address (512 Byte): 0 - 0x2E9390AF => 0Enter Length (512 Byte): 1 - 0x2E9390B0 => 7Invalid inputWhen length is not aligned to 8 for 4 KB LBA
<pre> Main menu unit SSD, the error message will be displayed. [0] : Identify Command [1] : Write Command [2] : Read Command [3] : SMART Command [4] : Flush Command</pre>

Figure 3-4 Error message when the input is unaligned for 4-Kbyte LBA SSD

COM12 - Tera Term VT	Error in	put		_	
<u>File Edit Setup Control W</u> indow <u>K</u> anjiCode					_
			Out of range ad	dress	
+++ Write Command selected + Enter Start Address (512 Byt Invalid input		0 -	0x3B9E12AF => ()×FFFF	FFFF
🔟 COM12 - Tera Term VT				_	
<u>F</u> ile <u>E</u> dit <u>S</u> etup C <u>o</u> ntrol <u>W</u> indow <u>K</u> anjiCode	e <u>H</u> elp				
+++ Write Command selected + Enter Start Address (512 Byt <u>Enter Length (</u> 512 Byte) Invalid input		0 - 1 -	Out of range lei 0x3B9E12AF => (0 0x3B9E12B0 => (0	-	FFF
🔟 COM12 - Tera Term VT				-	
<u>F</u> ile <u>E</u> dit <u>S</u> etup C <u>o</u> ntrol <u>W</u> indow <u>K</u> anjiCode	e <u>H</u> elp				
+++ Write Command selected + Enter Start Address (512 Byt Enter Length (512 Byte) <u>Selected Patt</u> ern [0]Inc32 [1 <u>Invalid input</u> <u>Figure 3-5 Error</u>	:e) : .1Dec32 [2))×4000 ILFSR =	00 => 6



3.3 Read Command

Select '2' to send Read command to NVMe SSD.




Figure 3-6 Input and test result when running Read Command

User inputs three parameters as follows.

- Start Address: Input start address to read SSD as 512-byte unit. The input is decimal unit when user inputs only digit number. User can add "0x" to be prefix for hexadecimal unit. When LBA unit of SSD is 4 Kbyte, this input must be aligned to 8.
- 2) Transfer Length: Input total transfer size as 512-byte unit. The input is decimal unit when user inputs only digit number. User can add "0x" to be prefix for hexadecimal unit. When LBA unit of SSD is 4 Kbyte, this input must be aligned to 8.
- Test pattern: Select test data pattern to verify data from SSD. Test pattern must be matched with the pattern using in Write Command menu. There are five patterns, i.e. 32-bit increment, 32-bit decrement, all 0, all 1, and 32-bit LFSR counter

Similar to Write command menu, test system begins to read data from SSD when all inputs are valid. During reading data, current transfer size is displayed on the console every second to show that system is still alive. Total size, total time usage, and test speed are displayed after finishing the operation.

"Invalid input" is displayed when some inputs are invalid or unaligned to 8 (when connecting to 4-KB LBA SSD).



Figure 3-7 shows error message when data verification is failed. "Verify fail" is displayed with the information of the 1st failure data, i.e. the error byte address, the expected value, and the read value.

User can enter any keys to cancel the read operation or wait until finishing Read command. Similar to the normal condition, the output performance is displayed on the console when the user does not enter any keys to stop the operation.

After enter the key to cancel the operation, the read command operation still runs as the background process. It is recommended to power-off/on AB18/AB16 and then press "RESET" button to recover the error situation.




Figure 3-7 Data verification is failed



3.4 SMART Command

Select '3' to send SMART command to NVMe SSD.

🔟 COM24 - Tera Term VT	- 🗆	×
<u>File Edit Setup Control Window Hel</u>	Data output decoded	
+++ SMART Command selected +++	from SMART command	^
<< SMART Log Information >> Temperature Total Data Read Total Data Read (Raw data) Total Data Written Total Data Written (Raw data) Power On Gycles Power On Hours Unsafe Shutdowns SMART Command Complete	27 Degree Celsius 2604 GB 0×00000000_0000000_00000000_004D9B00 2770 GB 0×00000000_0000000_00000000000000000 131 Times 6 Hours 100 Times	
Main menu [IPVer = 1.0] [0] : Identify Command [1] : Write Command [2] : Read Command [3] : SMART Command [4] : Flush Command [5] : Shutdown Command		_
		~

Figure 3-8 Test result when running SMART command

After finishing the operation, SMART/Health Information (output from SMART command) is be displayed as shown in Figure 3-8. The console shows six parameters, described as follows.

- 1) Temperature in °C unit.
- 2) Total Data Read decoded as GB/TB unit. Additionally, raw data without decoding is displayed in 128-bit hexadecimal unit. The unit size of raw data is 512,000 Byte.
- Total Data Written decoded as GB/TB unit. Additionally, raw data without decoding is displayed in 128-bit hexadecimal unit. The unit size of raw data is 512,000 Byte.
- 4) Power On Cycles: Display the number of power cycles.
- 5) Power On Hours: Display the period of time in hours to show how long the SSD has been powered on.
- 6) Unsafe Shutdowns: Display the number of unsafe shutdowns of SSD



3.5 Flush Command

Select '4' to send Flush command to NVMe SSD.

M	COM2	4 - Tera	Term VT			_		×
<u>F</u> ile	<u>E</u> dit	<u>S</u> etup	C <u>o</u> ntrol	<u>W</u> indow	<u>H</u> elp			
***	Flus	h Comr	nand se	lected	+++			^
Flus	h Co	mmand	Complet	te		ge after fir eration	nishing	
[0] [1] [2] [3] [4]	: Id : Wr : Re : SM : F1	entify ite Co ad Cor ART Co ush Co	y Commai Immand Imand Immand Immand					,
[5]]	: Sh	utdowr	Commai	nd				~
F	Fiaure	e 3-9 T	est resu	ult when	runnir	ng Flush a	commai	nd

"Flush Command Complete" is displayed after finishing Flush operation.



3.6 Shutdown Command

Select '5' to send Shutdown command to NVMe SSD.

💆 COM24 - Tera Term VT	– 🗆 ×
<u>File Edit Setup Control Window</u>	Help
Main menu [IPVer = 1.0] [0] : Identify Command [1] : Write Command [2] : Read Command [3] : SMART Command [4] : Flush Command [5] : Shutdown Command +++ Shutdown Command selected Are you sure you want to shut Press 'y' to confirm : y	
Shutdown command is complete The device has turned off	Last message before NVMeG3 IP
Figure 3-10 Shutdown Comr	and SSD go to inactive status

The confirmation message is displayed on the console. User enters 'y' or 'Y' to continue the operation or enters other keys to cancel the operation.

After finishing Shutdown operation, "Shutdown command is complete" is displayed on the console as the last message. Main menu is not displayed anymore. User needs to power off/on test system to start new test operation.



4 Revision History

Revision	Date	Description
1.0	30-Aug-19	Initial version release
1.1	20-Apr-20	Remove power adapter cable from AB18