
SATA IP Transport & Link Layer Core

May 7, 2018

Product Specification

Rev2.3



Design Gateway Co.,Ltd

54 BB Building 14th Fl., Room No.1402 Sukhumvit
21 Rd. (Asoke), Klongtoey-Nua, Wattana,
Bangkok 10110
Phone: 66(0)2-261-2277
Fax: 66(0)2-261-2290
E-mail: ip-sales@design-gateway.com
URL: www.design-gateway.com

Features

- Compliant with the Serial ATA specification revision 3.0
- Support both of SATA Host and SATA Device
- Simple user interface and 32-bit data bus
- Include two 4KB FIFOs to be data buffer
- Support SATA III/II Speed and NCQ command
- Require low user clock frequency (at least 150 MHz for SATA-III or 75 MHz for SATA-II)
- CONT primitive support for continue primitive suppression to reduce EMI
- Provide SATA PHY including Xilinx transceiver as HDL code in reference design
- Many IP options for SATA application, i.e. HCTL IP, AHCI IP, and FAT32 IP
- Many reference designs on FPGA evaluation board (Most boards require AB09-FMCRAID adapter)
 - 1-ch SATA host design on AC701/KC705/ZC706/VC707/VC709/KCU105 board
 - 4-ch SATA RAID0 design on KC705/ZC706/VC707/VC709/KCU105 board
 - 1-ch SATA host design with exFAT support on KC705/ZC706 board
 - SATA device design on AC701/KC705/ZC706 board
 - SATA bridge design on AC701/KC705 board
 - SATA AHCI IP design on ZC706/Zynq Mini-ITX board
 - PCIe SATA AHCI IP design on KC705/VC707 board
 - 1-ch HCTL IP design on AC701/KC705/ZC706/VC707/VC709/Zynq Mini-ITX/KCU105/ZCU102/VCU118 board
 - 4-ch HCTL IP design on KC705/ZC706/VC707/ZCU102/VC709/Zynq Mini-ITX/KCU105/ZCU102 board
 - 8-ch HCTL IP with DDR and without DDR design on KCU105 board
 - FAT32 IP design on KC705 board

Core Facts

Provided with Core	
Documentation	User Guide, Design Guide
Design File Formats	Encrypted Netlist File
Constraints Files	User constraint file
Verification	Test Bench, Simulation Library
Instantiation Templates	VHDL
Reference Designs & Application Notes	Vivado Project, See Reference Design Manual
Additional Items	Demo on AC701/KC705/ ZC706/VC707/VC709/KCU105/ Zynq Mini-ITX/ZCU102/VCU118
Simulation Tool Used	
Vivado Simulator	
Support	
Support Provided by Design Gateway Co., Ltd.	

May 7, 2018

Table 1: Example Implementation Statistics for 7-Series device

Family	Example Device	Fmax (MHz)	Slice Regs	Slice LUTs	Slices ¹	IOB	BUFG	RAMB18	PLL	GTP/GTX	Design Tools
Artix-7	XC7A200TFBG676-2	222	863	1022	448	-	3	2	1	1	Vivado2013.2
Kintex-7	XC7K325TFFG900-2	285	863	1023	475	-	3	2	1	1	Vivado2013.2
Zynq-7000	XC7Z045FFG900-2	285	863	1028	482	-	3	2	1	1	Vivado2013.2
Virtex-7	XC7VX485TFFG1761-2	333	863	1026	444	-	3	2	1	1	Vivado2013.2
Virtex-7	XC7VX690TFFG1761-2	333	863	1024	476	-	3	2	1	1	Vivado2013.2

Table 2: Example Implementation Statistics for Ultrascale device

Family	Example Device	Fmax (MHz)	CLB Regs	CLB LUTs	CLB	IOB	BUFG	BRAMTile	PLL	GTH/GTY	Design Tools
Kintex-Ultrascale	XCKU040FFVA1156-2E	433	869	1016	224	-	-	1	-	1	Vivado2014.4
Zynq-Ultrascale+	XCZU9EG-FFVB1156-2-I	>500	875	923	194	-	-	1	-	1	Vivado2017.4
Virtex-Ultrascale+	XCVU9P-FLGA2104-2L-E	>500	899	962	187	-	-	1	-	1	Vivado2017.4

Notes:

- 1) Actual slice count dependent on percentage of unrelated logic. The example is the report from utilization_placed.rpt file
- 2) BUFG, PLL, and GTP/GTX/GTH resource is not used in SATA IP, but they are used in SATA PHY design.




Figure 1: SATA IP Block Diagram

Applications

SATA IP is ideal for use in a variety of storage application such as embedded storage system, High speed and large capacity data acquisition system. System performance, device capacity, and data reliability could be increased by using multiple SATA IP as RAID operation. SATA IP is the solution which achieves high speed performance, scalability, and features extensibility.

The IP supports both Host and Device mode, so it supports SATA device application such as secure storage.

General Description

SATA IP implements link layer and some parts of transport layer for communication between upper layer managed by Processor/UserLogic and PHY layer implemented by Xilinx Transceiver. For upper layer interface, the IP provides a simple TX and RX transaction interface to transfer 32-bit data between transport layer and processor at low frequency (at least 150 MHz for SATA-III). The interface is easy to connect with an embedded processor on FPGA (ARM/Microblaze) or connect with pure-hardware logic. For PHY interface, the IP is designed to support 32-bit PHY interface with 150MHz reference clock for SATA-III 6.0Gbps and 75MHZ for SATA-II 3.0Gbps operation.

Free demo bit file to evaluate SATA IP on Xilinx evaluation boards are provided on the website. Many reference designs are provided for various SATA applications such as 1-ch Host design, 4-ch RAID0 design, exFAT support design. RAID0 is the solution to increase transfer performance and device capacity by connecting multiple SATA devices to one Host.

Otherwise, three optional IPs are provided to complete the design of all SATA protocol layers, i.e. HCTL IP, AHCI IP, and FAT32 IP.

Functional Description

SATA IP is designed to convert SATA FIS packet of Processor/UserLogic interface to be data sequence of SATA PHY layer. SATA IP has the logic implementing Link layer and Transport layer. Two asynchronous FIFOs are designed to transfer data packet between Transport layer logic and Link layer logic which run in different clock domain. Also, FIFO is applied to control data flow in SATA IP.

Link Layer

Link layer transmits primitives based on control signals from Transport layer, and receives primitives from SATA PHY which are converted to control signals for Transport layer.

- **CRC**
CRC of a frame is a Dword (32-bit) field that shall follow the last Dword of the contents of a FIS and precede EOF primitive.
- **Scramble**
The content of a frame is scrambled before transmission by SATA PHY. Scrambling is performed on Dword quantities by XORing the data to be transmitted with output of a linear feedback shift register (LFSR) by SATA IP.
- **Descramble**
The content of a frame from SATA PHY is descrambled before transmission to Transport layer. Descrambling is performed the same ways as scrambling to get FIS.

Transport Layer

Transport layer constructs frame information structure (FIS) for transmission and decomposes received frame information structures. It also notifies Link layer of the required data flow control and generates status signals for upper layer.

- **FIS Interface**
Provide the interface and data flow control for transmit and receive a transferred transaction with Application layer.

Processor/UserLogic




Figure 2: Processor/UserLogic implementation

Typically, this module is implemented by using a host processor running application software to handle the packet with SATA IP. DMA Engine is designed to handle FIS packet through main memory in the system. As optional, AHCI IP, HCTL IP, and FAT32 IP are purposed to complete Application layer of SATA protocol. AHCI IP is the standard interface for the processor which running OS and controlling SATA device through standard driver. HCTL IP implements Application layer and converts user interface to very simple interface. HCTL IP running with SATA IP is complete solution for data acquisition system which does not require file system. FAT32 IP is the solution for the system which transfers data at high speed with file system support. Please see more details from our website.

http://www.dgway.com/SATA-IP_X_E.html

SATA PHY




Figure 3: Hardware in SATA PHY example

The example HDL code of SATA PHY is provided in SATA IP reference design after purchasing. SATA PHY consists of at least two parts, i.e. OOB Control and Xilinx transceiver. OOB Control includes state machine for SATA initialization from system boot to link up status. Transceiver is the hardware inside Xilinx FPGA and the characteristic is different for each FPGA model. The different parameter is assigned for different FPGA model. SpeedNeg and PLL are included in the design which supports both SATA-II and SATA-III speed. In RAID application, SpeedNeg is not included because RAID design is designed as fixed speed. Also, PHY in RAID design shares clock resource from one channel (master channel) to other channels (slave channel) for reducing the resource.

Core I/O Signals

Descriptions of all signal I/O are provided in Table 3.

Table 3: Core I/O Signals

Signal	Dir	Clk	Description
Common Interface Signal			
trn_reset	In	trn_clk	Reset SATA IP which is synchronous reset and active high. Assert at least 4 clock period of core_clk for reset SATA-IP.
trn_link_up	Out	trn_clk	Transaction link up is asserted when the core establishes the communication with SATA PHY.
trn_clk	In		Clock signal for interface with the Host. This clock frequency must be higher than or equal to core_clk frequency.
core_clk	In		SATA IP operating frequency output (150MHz for SATA-III, 75MHz for SATA-II). This clock is generated by SATA PHY.
dev_host_n	In	trn_clk	Device or Host design assignment. '0': Host IP, '1': Device IP (Use '0' for the host reference design)
Transmit Transaction Interface			
trn_tsof_n	In	trn_clk	Not used now.
trn_teof_n	In	trn_clk	Transmit End-Of-Frame (EOF): Indicate end of SATA FIS packet. Active low.
trn_td[31:0]	In	trn_clk	Transmit Data: SATA FIS packet data to be transmitted.
trn_tsrc_rdy_n	In	trn_clk	Transmit Source Ready: Indicates that trn_td[31:0] from the Host is valid. Active low.
trn_tdst_rdy_n	Out	trn_clk	Transmit Destination Ready: Indicate that the core is ready to accept data on trn_td[31:0]. Active low. trn_tsrc_rdy_n must be de-asserted to '1' within 4 clock cycles of trn_clk after trn_tdst_rdy_n is de-asserted to '1'. So the core can accept 4 DWORD of trn_td[31:0] after trn_tdst_rdy_n is de-asserted to '1'.
trn_tsrc_dsc_n	In	trn_clk	Transmit Source Abort: Assert for 1 clock cycle of trn_clk during operation (between tsof and teof) for the Host cancelling current write operation. Active low. After asserting this signal to '0', the core sends SYNC primitive to SATA PHY to abort the current transfer. The Host needs to wait until trn_tdst_rdy_n ready again before sending next packet. See Figure 6 for more details.
trn_tdst_dsc_n	Out	trn_clk	Transmit Destination Abort: Assert for 1 clock cycle of trn_clk by the core to cancel current write operation when SYNC primitive is received. Active low. See Figure 8 for more details.
Receive Transaction Interface			
trn_rsof_n	Out	trn_clk	Receive Start-Of-Frame (SOF): Indicate start each SATA FIS packet. Active low.
trn_reof_n	Out	trn_clk	Receive End-Of-Frame (EOF): Indicate end each SATA FIS packet. Active low.
trn_rd[31:0]	Out	trn_clk	Receive Data: SATA FIS packet data to be transmitted.
trn_rsrc_rdy_n	Out	trn_clk	Receive Source Ready: Indicates that trn_rd[31:0] from the core is valid. Active low.
trn_rdst_rdy_n	In	trn_clk	Receive Destination Ready: Indicate that the Host is ready to accept data on trn_rd[31:0]. Active low. trn_rsrc_rdy_n is de-asserted to '1' within 4 clock cycles of trn_clk after trn_rdst_rdy_n is de-asserted to '1'. So Host should support to accept 4 DWORD of trn_rd[31:0] after trn_rdst_rdy_n is de-asserted to '1'.
trn_rsrc_dsc_n	Out	trn_clk	Receive Source Abort: Assert 1 clock cycle of trn_clk by the core to cancel current read operation when SYNC primitive is received. Active low. See Figure 9 for more details.
trn_rdst_dsc_n	In	trn_clk	Receive Destination Abort: Assert 1 clock cycle of trn_clk during read operation (between rsof and reof) when the Host cancels current read operation. Active low. After asserting this signal to '0', the core sends SYNC primitive to SATA-PHY to abort the current transfer. The Host needs to wait until trn_tdst_rdy_n ready again before sending next packet. See Figure 7 for more details.

Signal	Dir	Clk	Description
SATA PHY Interface			
LINKUP	In	core_clk	Indicates that SATA link communication is established. Active high.
PLLLOCK	In	core_clk	Indicates that PLL of SATA PHY is locked. Active high.
TXDATA[31:0]	Out	core_clk	32-bit transmit data from the core to the SATA PHY
TXDATAK[3:0]	Out	core_clk	4-bit Data/Control for the symbols of transmitted data. ("0000": data byte, "0001": control byte, others: undefined).
RXDATA[31:0]	In	core_clk	32-bit receive data from SATA PHY to the core.
RXDATAK[3:0]	In	core_clk	4-bit Data/Control for the symbols of received data. ("0000": data byte, "0001": control byte, others: undefined)

Timing Diagram

As shown in Figure 4, data is transferred with asserting `trn_src_rdy_n` to '0' after the core is ready (monitored by `trn_dst_rdy_n`= '0'). The core receives at most 4 data after deasserted `trn_dst_rdy_n` to '1'. `trn_td` and `trn_src_rdy_n` are applied to be FIFO write data and FIFO write enable of FIFO within SATA IP. `trn_teof_n` and `trn_src_rdy_n` are asserted to '0' when transferring the last data of the packet. After the packet is transferred to the core, the Host waits until receiving error code packet which is generated by SATA IP to show transfer status of each packet transaction.




Figure 4: Transmit Transaction Interface Timing

Similar to Figure 4, the first data is transferred by the core after trn_rdst_rdy_n signal is asserted to '0'. trn_rdst_rdy_n signal must be deasserted to '1' when free space of data buffer inside the Host is less than 5 (Up to four data are transferred after deasserting ready signal). After packet is transferred from the core to the Host, the Host waits until receiving error code packet returned from SATA IP.




Figure 5: Receive Transaction Interface Timing

Error code as shown in Figure 4 and Figure 5 is designed for the Host to monitor that SATA packet is transferred completely or some errors are found. So, the Host should check error code value after transferring each packet. The details of error code is shown in Table 4.

Table 4: Error code description

Bit	Signal Name	Description
[31:27]	Reserved	Always zero
[26]	Dir	Current transfer direction flag. '0': From the Host to SATA IP, '1': From SATA IP to the Host
[25:24]	Error	Error code flag. "00": No error "01": Bad/Unknown SATA FIS packet. WTRM primitive is received during read operation or R_ERR primitive is received at the end of write operation. Please check data packet is correct format or not when this error detected. "10": CRC error. Please check SATA signal quality when this error is detected. "11": Reserved
[23:8]	Reserved	Always zero
[7:0]	FIS Type	This byte indicates the header of error code packet. "0xEF" is defined to be different from other SATA FIS.

To cancel current transaction by user, two signals are designed to be SATA IP input, i.e. `trn_tsrc_dsc_n` and `trn_rdst_dsc_n`. `trn_tsrc_dsc_n` is applied to cancel current write operation while `trn_rdst_dsc_n` is applied to cancel current read operation.

After cancelling write operation, `trn_tdst_rdy_n` status must be monitored to check IP acknowledge, as shown in Figure 6. `trn_tdst_rdy_n` is de-asserted to '1' after operation is cancelled. The new packet could be transmitted when `trn_tdst_rdy_n` changes to '0' status again.




Figure 6: `trn_tsrc_dsc_n` timing diagram

After cancelling read operation, `trn_rsrc_rdy_n` is deasserted to '1' as shown in Figure 7.




Figure 7: `trn_rdst_dsc_n` timing diagram

If the target sends SYNC primitives to cancel transmit operation or data collision is detected, trn_tdst_dsc_n will be asserted, as shown in Figure 8. In case of short packet, trn_tdst_dsc_n may be asserted between end of packet and error code.

To re-send the packet after data collision, user needs to wait until trn_tdst_rdy_n is asserted to '0' and the received packet is processed completely.




Figure 8: trn_tdst_dsc_n timing diagram

If the target cancels to send the current packet, trn_rsrc_dsc_n will be asserted to '0'. trn_rsrc_rdy_n status changes to '1' to stop current transfer, as shown in Figure 9.




Figure 9: trn_rsrc_dsc_n timing diagram

Verification Methods

SATA IP functionality was verified by simulation and also proved on real board design by using AC701/KC705/ZC706/VC707/VC709/KCU105/ZCU102/Zynq Mini-ITX/VCU118 evaluation board.

Recommended Design Experience

Experience design engineers with a knowledge of RocketIO and Vivado Tools should easily integrate this IP into their design. For user board development, compliance with design guideline described in UG476 (7 Series FPGAs GTX/GTH Transceivers User Guide), UG482 (7 Series FPGAs GTP Transceivers User Guide), UG576 (UltraScale GTH Transceivers User Guide), or UG578 (UltraScale GTY Transceivers User Guide) is strongly recommended.

Ordering Information

This product is available directly from Design Gateway Co., Ltd. Please contact Design Gateway Co., Ltd. For pricing and additional information about this product using the contact information on the front page of this datasheet.

Revision History

Revision	Date	Description
2.0	Oct-8-2014	Support NCQ command
2.1	Jan-21-2016	Support KCU105 board
2.2	Jan-18-2018	Support ZCU102 board
2.3	May-7-2018	Support VCU118 board