

1	Test environment setup when using FPGA and PC	. 2
	Test environment setup when using two FPGAs	
	Revision History	



FPGA set up for TOE/UDP10G-IP with CPU Demo

This document describes how to setup FPGA board and prepare the test environment for running TOE10G-IP or UDP10G-IP demo. The user can setup two test environments for transferring TCP or UDP data via 10Gb Ethernet connection by using TOE10G-IP or UDP10G-IP, as shown in Figure 1-1.




Figure 1-1 Two test environments for running the demo

First uses one FPGA board and Test PC with 10Gb Ethernet card for transferring the data. TestPC runs test application, i.e. tcpdatatest (half-duplex test for TOE10G-IP), tcp_client_txrx_40G (full-duplex test for TOE10G-IP) or udpdatatest (test application for UDP10G-IP). Also, Serial console is run on Test PC to be user interface console.

Second uses two FPGA boards which may be different board. Both boards run TOE10G-IP or UDP10G-IP demo with assigning the different initialization mode (Client for Server) for transferring data.

Rev3.1 15-Jun-23



1 Test environment setup when using FPGA and PC

Before running the test, please prepare following test environment.

- FPGA development boards: ZC706/ZCU102/ZCU106/KCU105/VCU118 board
- PC with 10 Gigabit Ethernet or connecting with 10 Gigabit Ethernet card
- 10 Gb Ethernet cable:
 - a) 10 Gb SFP+ Passive Direct Attach Cable (DAC) which has 1-m or less length
 - b) 10 Gb SFP+ Active Optical Cable (AOC)
 - c) 2x10 Gb SFP+ transceiver (10G BASE-R) with optical cable (LC to LC, Multimode)
 - d) For VCU118 board only, QSFP+ to four SFP+ cable
- micro USB cable for programming FPGA connecting between FPGA board and PC
- mini USB cable (ZC706) or micro USB cable (ZCU102/ZCU106/KCU105/VCU118) connecting between FPGA board and PC for Serial console.
- Test application provided by Design Gateway for running on Test PC: TOE10G-IP: "tcpdatatest.exe" and "tcp_client_txrx_40G.exe" UDP10G-IP: "udpdatatest.exe"
- Serial console software such as TeraTerm installed on PC. The setting on the console is Baudrate=115,200, Data=8-bit, Non-parity and Stop=1.
- Vivado tool for programming FPGA, installed on PC

<u>Note</u>: Example hardware for running the demo is listed as follows.

- [1] 10G Network Adapter: Intel X520-DA2 <u>http://www.intel.com/content/www/us/en/network-adapters/converged-network-adapters/</u> ethernet-x520-server-adapters-brief.html
- [2] a) 10-Gigabit SFP+ AOC cable (AOC-S1S1-001) <u>https://www.10gtek.com/10gsfp+aoc</u>
 b) 40-Gigabit QSFP to 4x10-Gigabit SFP+ cable <u>https://www.finisar.com/active-optical-cables/fcbn510qe2cxx</u>
- [3] PC: Motherboard ASUS Z170-K, 32 GB RAM, and 64-bit Windows7 OS







Figure 1-1 TOE10G-IP/UDP10G-IP with CPU demo (FPGA <-> PC) on ZC706










Figure 1-3 TOE10G-IP/UDP10G-IP with CPU demo (FPGA <-> PC) on ZCU106







Figure 1-4 TOE10G-IP/UDP10G-IP with CPU demo (FPGA <-> PC) on KCU105








The step to setup test environment by using FPGA and PC is described in more details as follows.

- 1) Check DIPSW and jumper setting on FPGA board.
 - a) Board setting on ZC706 board is shown in Figure 1-6.
 - Insert jumper to J17 to enable Tx SFP+
 - Set SW11 to configure PS from JTAG
 - Set SW4 to use USB-JTAG.



- b) Board setting on ZCU102/ZCU106 board is shown in Figure 1-7.
 - Set SW6=all ONs to use USB-JTAG
 - Only ZCU102, insert jumper to J16 to enable Tx SFP+





Figure 1-7 ZCU102 board setting

DG

dg_toeudp10gip_fpgasetup_xilinx

c) Board setting on KCU105 board is shown in Figure 1-8. Insert jumper to J6 to enable Tx SFP+.



- 2) Connect micro USB cable from FPGA board to PC for JTAG programming.
- Connect micro USB cable (ZCU102/KCU105/VCU118 board) or mini USB cable (ZC706 board) from FPGA board to PC for USB UART.
- 4) Connect power supply to FPGA development board.
- 5) Connect 10Gb Ethernet cable between FPGA board and PC.

a) For ZCU102/ZCU106/KCU105/ZC706, insert 10 Gb SFP+ DAC (Length<1m), AOC or SFP+ transceiver with LC-LC cable. Some boards have many SFP connectors, use the channel as shown in Figure 1-9.



KCU105/ZCU106

Figure 1-9 SFP+ channel using on ZCU102/ZCU106/KCU105 board



b) For VCU118, insert QSFP+ to 4 SFP+ cable between FPGA board and PC. Use SFP+ no.1 to connect to QSFP1, connector on the right side, as shown in Figure 1-10.



Figure 1-10 QSFP+ channel using on VCU118 board

- 6) Power on FPGA board.
- Open Serial console. When connecting FPGA board to PC, many COM ports from FPGA connection are detected and displayed on Device Manager. In case of KCU105/VCU118, select Standard COM port. In case of ZCU102/ZCU106, select COM port number of Interface0. On Serial console, use following setting: Baud rate=115,200, Data=8-bit, Non-Parity and

Stop = 1.

image KCU105/VCU118 File Action Yiew Help Monitors Image: Monitors Image: Metwork adapters Image: Metwork adapters Image: Metwork adapters<	Image: Solution Port (COM1) Image: Solution S
Baud rate: Data: P <u>a</u> rity: Stop:	



- 8) Download configuration file and firmware to FPGA board
 - a) For ZCU102/ZCU106/ZC706 board, open Vivado TCL shell and change current directory to download folder which includes demo configuration file. Type "XXX10gtest_boardname.bat, as shown in Figure 1-12.




Figure 1-12 Example command script for download to ZCU102/ZCU106/ZC706 by Vivado tool

b) For KCU105/VCU118 board, use Vivado tool to program configuration file, as shown in Figure 1-13.

Vivado 2017.4	HARDWARE MANAGER - unconnected
<u>Elle Flow Tools Window Help</u>	1 No hardware target is open. Open target
	Hardware Auto Connect
Quick Start Create Project > Open Project >	Open New Target HARDWARE M AGER - localhost/xilinx_tcf/Digile
Open Example Project >	Hardware ? _ C K ×
Tasks Manage IP > a. Click Open Hardware Manager	Q X Image: Status Name Status ✓ Iocalhost (1) Connected C. Select FPGA device to program bit file
Open Hardware Manager > Xilinx Tcl Store >	cku040_0 (1) Not programm SysMon (System Monitor)
	Program vice Select a bitsty wam programming file and download it to your bardware device. You can optic e. Click "…" to select Programming the debug cores cont file (XXX10GIPTest_boardname.bit)
	Bitstream file: D:/Temp/UDP10GIPTest_KCU105.bit
	Enable end of startup check f. Click Program button to start FPGA programming Program
Figure 1-13	Program FPGA by Vivado



- 9) On Serial console, welcome message is displayed.
 - i. Input '0' to initialize TOE10G-IP/UDP10G-IP in client mode (asking PC MAC address by sending ARP request).
 - ii. Default parameter in client mode is displayed on the console.



I igure 1-14 message alter system boot-up


If Ethernet connection has the problem and the status is linked down, the error message will be displayed on the console instead of welcome message, as shown in Figure 1-15.

ØGIP w	ith	CPU Demo	[IPVer =	= 1.5]	++ E	Error message when Ethernet does not link up
Link	not	connect!!	Please	check	cab]	le connection
Link	not	connect!!	Please	check	cab.	le connection
Link	not	connect!!	Please	check	cab]	le connection
	Link Link Link Link Link Link	Link not Link not Link not Link not Link not Link not	Link not connect?? Link not connect?? Link not connect?? Link not connect?? Link not connect?? Link not connect??	Link not connect ?? Please Link not connect ?? Please	Link not connect!! Please check Link not connect!! Please check	OGIP with CPU Demo [IPUer = 1.5] ++ Link not connect?! Please check cab Link not connect?! Please check cab

Figure 1-15 Error message when cable is linked down



iii. User enters 'x' to skip parameter setting for using default parameters to begin system initialization, as shown in Figure 1-16. If user enters other keys, the menu for changing parameter is displayed, similar to "Reset TCPIP/UDPIP parameters" menu. The example when running the main menu is described in "dg_toe10gip_cpu_instruction" or "dg_udp10gip_cpu_instruction" document.



<u>Note</u>: Transfer performance in the demo depends on Test PC resource in Test platform.



2 Test environment setup when using two FPGAs

Before running the test, please prepare following test environment.

- Two FPGA development boards which are the same board or different board, ZC706/ZCU102/ZCU106/KCU105/VCU118
- 10Gb Ethernet cable:
 - a) 10 Gb SFP+ Active Optical Cable (AOC)
 - b) 2x10 Gb SFP+ transceiver (10G BASE-R) with optical cable (LC to LC, Multimode)
 - c) For VCU118, use QSFP+ to 4 SFP+ cable
- micro USB cables for programming FPGA, connecting between FPGA board and PC
- mini USB cable (ZC706 board) or micro USB cable (ZCU102/KCU105/VCU118 board) for Serial console, connecting between FPGA board and PC
- Serial console software such as TeraTerm, installed on PC. The setting on the console is Baudrate=115,200, Data=8-bit, Non-parity, and Stop=1.
- Vivado tool for programming FPGA, installed on PC





Figure 2-1 TOE10G-IP/UDP10G-IP with CPU demo (FPGA<->FPGA)




The step to setup test environment by using two FPGAs is described in more details as follows.

Follow step 1) - 8) of topic 1 (Test environment setup when using FPGA and PC) to prepare FPGA board and SFP+ connection for running the demo. After two FPGA boards have been configured completely, Serial console displays the menu to select client mode or server mode. The step after FPGA configuration is described as follows.

- 1) Open Serial console for board#1 and board#2 which are set to initialize in server mode and client mode respectively.
 - i) Set '1' on Serial console of FPGA board#1 for running server mode.
 - ii) Set '0' on Serial console of FPGA board#2 for running client mode.
 - iii) Default parameters for server or client are displayed on the console, as shown in Figure 2-2.







2) Input 'x' to use default parameters or other keys to change parameters. The parameters of server mode must be set before client mode.

When running TOE10G-IP,

- i) Set parameters on server Serial console.
- ii) Set parameters on client Serial console to start IP initialization by transferring ARP packet.
- iii) After finishing initialization process. "IP initialization complete" and main menu are displayed on server console and client console.

Board#1 Console (Server)	E10G-IP	Board#2 Con (Client)	• : User Outbut
<pre>+++ TOE10GIP with CPU Demo [IPUer = 1.17] +++ Input mode : [0] Client [1] Server => 1 +++ Current Network Parameter +++ Window Update Gap = 0 Reverse Packet = ENABLE Mode = SERUER PrGA MAC address = 0x001122334455 FPGA IP = 192.168.7.25 FPGA port number = 60001 Target IP = 192.168.7.42 Target port number = 60000 Press 'x' to skip parameter setting [x] IP initialization complete TOE10G-IP menu [0] : Display TCPIP parameters [1] : Reset TCPIP parameters [1] : Reset TCPIP parameters [2] : Send Data Test (TOEIP -> Target) [3] : Receive Data Test (TOEIP <-> Target)</pre>	Reverse Packet = Mode = PPGA MAC address = FPGA IP = FPGA port number =	<pre>ient [1] Server =: Parameter +++ = 0 = ENABLE = CLIENT = 0x000102030405 = 192.168.7.42 = 60000 = 192.168.7.25 = 60001 rameter setting{ implete parameters rameters : (TOELP -> Target 'est (Target -> Ti </pre>	> 0 ii. Input 'x' to use default parameter on client Serial console ii x t) 0EIP>

Figure 2-3 Main menu of TOE10G-IP



When running UDP10G-IP,

- i) For server mode, if user does not change default parameters, input 'x' to skip parameter setting.
- ii) For client mode, user must change target port number (Target->FPGA) to use same value as target port number (FPGA->Target).
- iii) After finishing initialization process. "IP initialization complete" and main menu are displayed on server console and client console.

<pre>(Jerver) (Jerver) (Jerver</pre>	Board#1 Console	P10G-IP Board#2 Console (Client) • : User Input • : User Output
	(Server) +++ UDP10GIP with CPU Demo [IPUer = 1.5] +++ Input mode : [0] Client [1] Server => 1 +++ Current Network Parameter +++ Mode = SERUER FPGA MAC address = 0x001122334455 FPGA IP = 192.168.7.25 FPGA port number = 60000 Iarget IP = 192.168.7.42 Target port number (Target->FPGA) = 4000 Iarget port number (FPGA->Target) = 4000 Press 'x' to skip parameter setting x IP initialization complete	<pre>+++ UDP10GIP with CPU Demo [IPUer = 1.5] +++ Input mode : [0] Client [1] Server => 0 +++ Current Network Parameter +++ Mode = CLIENT PPGA MAC address = 0x0000102030405 PFGA IP = 192.168.7.42 PFGA port number = 4000 Iarget port number (Target->PFGA) = 61000 Iarget port number (Target->PFGA) = 61000 Iarget port number (FFGA->Iarget) = 60000 Press 'x' to skip parameter setting in Invalid input : Parameter not change Input Target port number (Target->FPGA) Imput FFGA MAC address = 0x000102030405 FFGA IP = 192.168.7.25 Iarget port number (Target->FFGA) = 60000 Iarget IP = 192.168.7.25 Iarget port number (Target->FFGA) = 60000 Iarget port number (Target->FFGA) = 60000 Iarget port number (Target->FFGA) = 60000 Iarget iP = 192.168.7.25 Iarget port number (Target->FFGA) = 60000 Iarget port number (Target->FFGA) = 60000 Iarget port number (Target->FFGA) = 60000 Iarget port number (Target->FFGA) = 10PI10C-IP menu</pre>

Figure 2-4 Main menu of UDP10G-IP



3 Revision History

Revision	Date	Description	
1.0	15-Sep-17	Initial version release	
1.1	8-Mar-19	Support FPGA <-> FPGA test and ZCU102	
2.0	21-Jul-20	Remove test result on the console	
3.0	21-Aug-20	TOE10G-IP and UDP10G-IP	
3.1	15-Mar-22	Update Figure 1-14, Figure 2-2, and Figure 2-3	