The Expert of IP Core & Embedded

NVMe IP core is standalone NVMe Host Controller with built-in optimized PCIe Bridge and Internal Memory Buffer, designed to handle NVMe Protocol without need CPU/OS and External DDR memory. It’s recommended for the application which requires high performance, high storage capacity, very compact system size and easily to support multiple NVMe SSDs.
NVMeG4 IP including PCIe Gen4 Soft IP inside enable the NVMe SSD interface for non-embedded PCIe Gen4 Hard IP Devices. Break the barriers of NVMe interface, Allow to build multi-channel RAID system with very high performance and lowest possible FPGA resources consumption. Learn more about NVMeG4 IP
This IP core license includes the reference design for Xilinx FPGA boards. It helps you to reduce development time and cost.
NVMe-IP core series Selection Guide to choose suitable solution

Features

• Implement application layer to access NVMe PCIe SSD without CPU and external memory (DDR)
• Simple user control I/F and FIFO interface for data port
• Direct connect to Integrated Block for PCI Express from Xilinx by using 128-bit bus interface
• Include 256 Kbyte RAM to be data buffer
• Support 6 commands, i.e. IDENTIFY, WRITE, READ, Shutdown, SMART, and Flush
• Supported NVMe device
  • Base Class Code:01h (mass storage), Sub Class Code:08h (Non-volatile), Programming Interface:02h (NVMHCI)
  • MPSMIN (Memory Page Size Minimum): 0 (4Kbyte)
  • MDTS (Maximum Data Transfer Size): 0 (no limitation) or at least 5 (128 Kbyte)
  • LBA unit: 512 byte or 4096 byte
• NVMeG4 IP with PCIe Gen4 Soft IP for non-PCIe Gen4 Hard IP devices Learn more about NVMeG4 IP
• raNVMe IP provides more than 500K IOPS Random write access without CPU Learn more about raNVMe IP
• exFAT & FAT32 file system management without CPU usage (Option)
• URAM support for UltraScale+ device family to reduce BRAM resource usage (Option)
  • 66 BRAM Tiles >> 8 URAM + 2 BRAM Tiles with URAM version
• Support PCIe Switch (Customize support, please ask us)
• Reference design with AB18-PCIeX16 / AB17-M2FMC adapter board available on Xilinx FPGA boards
  Available on Mouser
  

Block diagram

Document download

Please receive technical document update from DG News Letter. Subscribe to DG News

Common Documents

Document name	Update (Revision)
NVMe-IP core Brochure	Rev2.6
NVMe-IP核	Rev2.4CX (中文)
NVMe-IP core Presentation	Rev2.3XE
NVMe-IP core series Selection Guide	Rev1.0E
IP core Introduction Video	IP core Introduction	Reference design Introduction

Technical Documents

Support Devices	Zynq UltraScale+ ZCU106/ZCU102, Virtex UltraScale+ VCU118 Kintex UltraScale+ KCU116, Kintex UltraScale KCU105 Zynq-7000 ZC706/mini-ITX, Virtex-7 VC707/VC709, Kintex-7 KC705, Artix-7 AC701
IP core & Option	Datasheet	Reference Design Document	Demo Instruction Document	FPGA board Setup	Free Evaluation demo file * ask password	Demo Video
NVMe-IP (Gen4) for ALVEO	Rev1.0	Rev1.0	Rev1.4	Rev4.4	Alveo U50
NVMe-IP	Rev3.7	Rev3.8	Rev4.3	Rev4.4	ZCU106 (AB18) ZCU106 (AB17) VCU118 (AB17) VCU118 (AB18) KCU105 (AB18) KCU105 (AB17) KC705 AC701 VC707 VC709 ZC706 Z7045
2ch RAID0		Rev1.4	Rev2.1	Rev2.1	KCU105 (AB18) KCU105 (AB17)
4ch RAID0		Rev1.1	Rev1.1		VCU118
Sustain Rate with DDR		Rev1.3	Rev1.2	Rev4.4	KCU105 (AB18) KCU105 (AB17)
exFAT-IP for NVMe-IP	Rev1.6	Rev1.5	Rev2.1		ZCU106 KCU105
exFAT-IP FTP Server demo
with TOE25G-IP		Rev1.0	Rev1.0	Rev1.0	KCU116
with TOE10G-IP		Rev1.2	Rev2.0	Rev2.1	ZCU106 KCU105
FAT32-IP for NVMe-IP	Rev1.1	Rev1.1	Rev1.1		KCU105 ZC706
NVMe IP for PCIe switch *Customization Support. Please ask us.	Rev1.2	Rev1.1	Rev1.2		KCU105 ZCU106 VCU118

Free Bit file for evaluation

1-hour limitation bit files are provided. You can evaluate NVMe-IP core on Xilinx FPGA boards.
It requires PCIe Cross Over adapter board AB18-PCIeX16 DesignGateway provided.
Watch youtube demo

NVMeG4-IP with PCIe Gen4 Soft IP

NVMeG4 IP with PCIe Gen4 Soft IP enable the NVMe SSD interface for non-embedded PCIe Gen4 Hard IP Devices. Break the barriers of NVMe interface, Allow to build multi-channel RAID system with very high performance and lowest possible FPGA resources consumption. Learn more about NVMeG4 IP

Multi-channel NVMe RAID System	NVMe SSDs can be driven by Cost competitive & non-PCIe Gen4 Hard IP Devices	Achieving 200% performance improvement with just +30% FPGA resources usage.

Accessories for evaluation

Accessories for evaluation	Description
AB16-PCIeXOVR	PCIe Cross Over adapter board for Xilinx FPGA boards Download manual AB18-PCIeX16 is recommended.	Purchase
AB17-M2FMC	M.2-FMC adapter board for NVMe-IP evaluation. Able to connect 2 NVMe SSDs. * SSD is not included. Download manual	Purchase
AB18-PCIeX16	PCIe x16 Lanes Crossover adapter board for NVMe-IP evaluation Download manual	Purchase

About price and licence of this IP core, please contact Design Gateway.

Performance

NVMe-IP core achieves ultra high-speed over 3300MBytes/sec !! (on UltraScale KCU105 with Samsung 960Pro^*) You can evaluate the performance on Xilinx FPGA boards with free download bit file before purchasing. You can also watch the performance demo on Youtube.
Watch youtube demo

Support Various form factor

By NVMe-IP core, FPGA can connect to various form factor SSDs supporting AHCI. If you adopt M.2 SSD, ultra-compact data recording system will be achieved.

M.2 SSD	HHHL PCIe SSD	SFF8639 SSD

Application example

NVMe-IP core is the best solution for applications which requires huge data transmission with high-speed.

Surveillance Camera	Data Logger	Video Editing System	Medical Image Analysis	Aerospace & Defense

Ultra-Compact Data Recording System with M.2 SSD

By NVMe-IP core and user logic inside FPGA and connecting M.2 SSD, You can build ultra-compact and high-speed data recording system easily.

Articles

• NVMe PCIe Gen4 Host Controller Core by leveraging Xilinx's UltraScale+ GTY Transceivers
• Digikey Article Library: Enabling the NVMe SSD Interface on a Xilinx ZCU102 Evaluation Kit