
	View on Web Design Gateway Hot! News July 2023 (2)

FPGA Accelerator & System \| Turnkey System Solutions
Learn more \| Buy Design Gateway is AMD Xilinx VAR partner, offering Alveo FPGA Accelerator cards for seamless development with turnkey systems and ready-to-use demos.

Design Gateway’s Turnkey System Solutions are the professional Workstation and Server that built and validated to deliver unparalleled performance for Algorithmic Trading, AI inference, Secure & Smart Networking and Computational workloads by FPGA Accelerator Cards and our IP Core solutions. AMD Xilinx Alveo Accelerator Cards provide unique advantages on re-programmable and domain specific accelerator application to meet constantly changing demand of modern data center.
	Accelerated Algorithmic Trading (AAT) Demo with Low Latency IP AAT consists of various hardware blocks designed using HLS which allows users to modify the algorithm to process market data and trading strategies as needed. To achieve lowest possible latency, we have integrated our Low-latency IP suites into the AAT on the fixed function parts which are LL10GEMAC-IP for Ethernet MAC, UDP10GRx-IP for receiving UDP packet and TOE10GLL-IP for low latency TCP/IP packet transmission.
Breaking Latency Barriers in Stock Trading with AMD Xilinx AAT and DG Low-Latency IP Cores The Enhanced Xilinx’s Stock Trading (AAT) demo by integrating DG’s Low-Latency IP Cores
	4 x NVMeTCP25G Demo The 4 x NVMeTCP25G IP reference design on Alveo Card to fully utilize 100GbE (25G x 4) Ethernet interface port on Alveo Card and demonstrate NVMe/TCP Host performance on Alveo Card with NVMeTCP Target. Each NVMeTCP connection performance can achieve 2GB/s or more depended on NVMeTCP Target. This reference design is available for NVMeTCP25G IP core customer for evaluation and shorten your development time.
Introduction of NVMeTCP25G-IP 4 sessions with DMA on Alveo U50 Card Demo & Performance of NVMeTCP25G-IP 4 sessions with DMA on Alveo U50 Card
	Full 100G TCP offload by TOE100G-IP TCP transmission at 100G speed is a compute-intensive workload for CPUs and it is difficult to achieve high sustained throughput without hardware accelerator. TOE100G-IP core is designed to fully offload TCP transmission from CPU by pure hardware logic. Our demo application on Alveo Card can achieve nearly 100G throughput with minimal CPU usage.
TOE100G-IP Full100G TCP Offload for Alveo Accelerator Card

DG's IP core Solutions for Vertical Market

DG's IP core Solutions FOR VERTICAL MARKET page to introduces application example by FPGA & DG IPs. Learn More
Aerospace	Automotive	Media	Education	Games	Finance	MFG	Medical	MMs